Datasheet4U Logo Datasheet4U.com

KT8555J - TIME SLOT ASSIGNMENT CIRCUIT

General Description

Pin No 3 1 18 16 4 2 19 17 5 6 7 8 9 10 11 12 Symbol FSX0 FSX1 FSX2 FSX3 FSR0 FSR1 FSR2 FSR3 TSX DC CLKC CS MODE GND BCLK XSYC TIME SLOT ASSIGNMENT CIRCUIT Description A frame sync output which is normally low, and goes active-high for 8 cycles of BCLK when a valid transmit time slot assignment is

Key Features

  • l l l l l l l l Single, 5V operation Low power consumption: 5mW Controls four 1 CHIP CODEC Independent transmit and receive frame syncs enables channel unidirectional mode Up to 64 time slots per frame Compatible with KT8554/7 CODECs TTL and CMOS compatible.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
KT851 PNP Transistor ETC
KT8518 8-Bit Addressable Latched Driver Samsung Electronics
KT851A PNP Transistor ETC
KT851B PNP Transistor ETC
KT853A Transistor ETC

Other Datasheets by Samsung Semiconductor

Part Number Description
KT8555 TIME SLOT ASSIGNMENT CIRCUIT
KT8554 1 CHIP CODECS
KT8554B 1 CHIP CODECS
KT8557B 1 CHIP CODECS
KT8592 4 x 4 CROSSPOINT SWITCH

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
KT8555 TIME SLOT ASSIGNMENT CIRCUIT INTRODUCTION 20-CERDIP The KT8555 is a per channel Time Slot Assignment Circuit (TSAC) that produces 8-bit receive and transmit time slots for four 1 CHIP CODEC. Each frame synchronization pulse may be independently assigned to a time slot in a frame of up to 84 time slots.