Datasheet4U Logo Datasheet4U.com

M464S1724DTS - 16Mx64 SDRAM SODIMM

Description

The Samsung M464S1724DTS is a 16M bit x 64 Synchronous Dynamic RAM high density memory module.

The Samsung M464S1724DTS consists of eight CMOS 8M x 16 bit with 4banks Synchronous DRAMs in TSOP-II 400mil package and a 2K EEPROM in 8-pin TSSOP package on a 144-pin glass-epoxy substrate.

Features

  • ut timing measurement reference le.

📥 Download Datasheet

Datasheet preview – M464S1724DTS

Datasheet Details

Part number M464S1724DTS
Manufacturer Samsung semiconductor
File Size 87.95 KB
Description 16Mx64 SDRAM SODIMM
Datasheet download datasheet M464S1724DTS Datasheet
Additional preview pages of the M464S1724DTS datasheet.

📁 Similar Datasheet

  • M464S3354BTS - SDRAM Unbuffered SODIMM (Samsung)
  • M464S6754BTS - SDRAM Unbuffered SODIMM (Samsung)
  • M4644 - Qual 4A Step-down DC-DC Power SoC (iModule)
  • M4622 - Dual 2.5A Step-down DC-DC Power SoC (iModule)
  • M463KGCAE - Microcontroller (nuvoton)
  • M463LGCAE - Microcontroller (nuvoton)
  • M463SGCAE - Microcontroller (nuvoton)
  • M463YGCAE - Microcontroller (nuvoton)
  • M4670 - FITERLESS HIGH EFFICIENCY 3W SWITCHING AUDIO AMPLIFIER (Unisonic Technologies)
  • M467HJHAN - Microcontroller (nuvoton)
Other Datasheets by Samsung semiconductor

Full PDF Text Transcription

Click to expand full text
M464S1724DTS M464S1724DTS SDRAM SODIMM PC133/PC100 SODIMM 16Mx64 SDRAM SODIMM based on 8Mx16,4Banks,4K Refresh,3.3V Synchronous DRAMs with SPD GENERAL DESCRIPTION The Samsung M464S1724DTS is a 16M bit x 64 Synchronous Dynamic RAM high density memory module. The Samsung M464S1724DTS consists of eight CMOS 8M x 16 bit with 4banks Synchronous DRAMs in TSOP-II 400mil package and a 2K EEPROM in 8-pin TSSOP package on a 144-pin glass-epoxy substrate. Three 0.1uF decoupling capacitors are mounted on the printed circuit board in parallel for each SDRAM. The M464S1724DTS is a Small Outline Dual In-line Memory Module and is intended for mounting into 144-pin edge connector sockets. Synchronous design allows precise cycle control with the use of system clock.
Published: |