Datasheet4U Logo Datasheet4U.com

S3C8075 - SAM87 family of 8-bit single-chip CMOS microcontrollers/ 272-byte general purpose register area/ 16-Kbyte internal program memory

General Description

(64-SDIP) Pin Name P0.0

P0.7 Pin Type I/O Pin Description I/O port with nibble-programmable pins; Input or push-pull, open-drain output and software assignable pull-ups; also configurable as external interface address lines A8-A15.

Key Features

  • include:.
  • Efficient register-oriented architecture.
  • Selectable CPU clock sources.
  • Idle and Stop power-down mode release by interrupt.
  • Built-in basic timer with watchdog function A sophisticated interrupt structure recognizes up to eight interrupt levels. Each level can have one or more interrupt sources and vectors. Fast interrupt processing (within a minimum of six CPU clocks) can be assigned to specific interrupt levels. S3C8075/P8075.

📥 Download Datasheet

Datasheet Details

Part number S3C8075
Manufacturer Samsung Semiconductor
File Size 217.07 KB
Description SAM87 family of 8-bit single-chip CMOS microcontrollers/ 272-byte general purpose register area/ 16-Kbyte internal program memory
Datasheet download datasheet S3C8075 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
S3C8075/P8075 PRODUCT OVERVIEW 1 PRODUCT OVERVIEW SAM8 PRODUCT FAMILY Samsung's SAM87 family of 8-bit single-chip CMOS microcontrollers offers a fast and efficient CPU, a wide range of integrated peripherals, and various mask-programmable ROM sizes. Important CPU features include: — Efficient register-oriented architecture — Selectable CPU clock sources — Idle and Stop power-down mode release by interrupt — Built-in basic timer with watchdog function A sophisticated interrupt structure recognizes up to eight interrupt levels. Each level can have one or more interrupt sources and vectors. Fast interrupt processing (within a minimum of six CPU clocks) can be assigned to specific interrupt levels.