Samsung semiconductor S3C80B5
The S3C80A4/C80A8/C80A5/C80B4/C80B8/C80B5 single-chip CMOS microcontroller is fabricated using a highly advanced CMOS process and is based on Samsung's newest CPU architecture. The S3C80A4/C80A8/C80A5/C80B4/C80B8/C80B5 is the microcontroller which has mask-programmable ROM. The S3P80A4/P80A8/P80A5/P80B4/P80B8/P80B5 is the microcontroller which has one-time-programmable EPROM.| Part No. | S3C80B5 |
|---|---|
| Datasheet | S3C80B5 Download |
| Manufacturer |  Samsung semiconductor |
| Description | S3C8-series of 8-bit single-chip CMOS microcontrollers offers a fast and efficient CPU |
| Buy | Stock & Price |
FEATURES
CPU● Timers and Timer/Counters
● SAM87RC CPU core Memory
● One programmable 8-bit basic timer (BT) for oscillation stabilization control or watchdog timer function One 8-bit timer/counter (Timer 0) with two operating modes; Interval mode and PWM mode. One 16-bit timer/counter with one operating modes; Interval mode Program memory (ROM) – S3C80A4/C80B4: 4-Kbyte (0000H–0FFFH) – S3C80A8/C80B8: 8-Kbyte (0000H–1FFFH) – S3C80A5/C80B5: 15,872 byte (0000H–3E00H)
●
● Low Voltage Detect Circuit
●
● Low voltage detect for reset or Back-up mode. Low level detect voltage – S3C80A4/C80A8/C80A5: 2.20 V (Typ) ± 200 mV – S3C80B4/C80B8/C80B5: 1.90 V (Typ) ± 200 mV
● Data memory: 256-byte RAM Instruction Set
●
● 78 instructions IDLE and STOP instructions added for powerdown modes Auto Reset Function
● Reset occurs when stop mode is released by P0. When a falling edge is detected at Port 0 during Stop mode, system reset occurs. Instruction Execution Time
●
● 500 ns at 8-MHz fOSC (minimum) Interrupts
●
● Operating Temperature Range
● –40°C to + 85°C 13 interrupt sources with 10 vector.
