S3C821A Datasheet PDF - Samsung semiconductor S3C8-SERIES MICROCONTROLLES Specs

S3C821A - S3C8-SERIES MICROCONTROLLES

Datasheet Summary

Description

Table 1-1.

P0.7 Pin Type I/O Pin Description 4-bit-programmable I/O port.

Pull-up resistors and open-drain outputs are software assignable.

Pull-up resistors are automatically disabled for output pins.

Features

are:.
Efficient register-oriented architecture.
Selectable CPU clock sources.
Idle and Stop power-down mode release by interrupt.
Built-in basic timer with watchdog function A sophisticated interrupt structure recognizes up to eight interrupt levels. Each level can have one or more interrupt sources and vectors. Fast interrupt processing (within a minimum of six CPU clocks) can be assigned to specific interrupt levels. S3C821A/P821A.

Datasheet Details

Part number	S3C821A
Manufacturer	Samsung semiconductor
File Size	281.77 KB
Description	S3C8-SERIES MICROCONTROLLES
Datasheet	S3C821A Datasheet
Additional preview pages of the S3C821A datasheet.

📁 Similar Datasheet

S3C831B - 8-Bit CMOS Microcontroller (Samsung Electronics)

S3C852B - 8-BIT CMOS MICROCONTROLLERS (Samsung)

S3C2412 - 32-BIT CMOS MICROCONTROLLER (Samsung)

S3C2412X - 32-BIT CMOS MICROCONTROLLER (Samsung)

S3C2413X - 32-BIT RISC MICROPROCESSOR (Samsung)

S3C2416 - (S3C24xx) RISC Microprocessor (Samsung Electronics)

S3C2450 - (S3C24xx) RISC Microprocessor (Samsung Electronics)

S3C2451 - (S3C24xx) RISC Microprocessor (Samsung Electronics)

S3C24A0A - 32-BIT RISC MICROPROCESSOR USERS MANUAL (Samsung)

S3C6400 - (S3C6400 / S3C6410) HW Multimedia Codex User Guide (Samsung)

Full PDF Text Transcription

Click to expand full text

S3C821A/P821A PRODUCT OVERVIEW 1 PRODUCT OVERVIEW S3C8-SERIES MICROCONTROLLES Samsung's S3C8 series of 8-bit single-chip CMOS microcontrollers offers a fast and efficient CPU, a wide range of integrated peripherals, and various mask-programmable ROM sizes. Among the major CPU features are: — Efficient register-oriented architecture — Selectable CPU clock sources — Idle and Stop power-down mode release by interrupt — Built-in basic timer with watchdog function A sophisticated interrupt structure recognizes up to eight interrupt levels. Each level can have one or more interrupt sources and vectors. Fast interrupt processing (within a minimum of six CPU clocks) can be assigned to specific interrupt levels.

Published: Apr 7, 2005 |