Datasheet4U Logo Datasheet4U.com

S3P8849 - SAM87 family of 8-bit single-chip CMOS microcontrollers

This page provides the datasheet information for the S3P8849, a member of the S3P SAM87 family of 8-bit single-chip CMOS microcontrollers family.

Description

Table 1-1.

P0.3 Pin Type I/O Pin Description General I/O port (4-bit), configurable for digital input or n-channel open-drain, pushpull output.

Pins can withstand up to 5 V loads.

Features

  • include:.
  • Efficient register-oriented architecture.
  • Selectable CPU clock sources.
  • Release of Idle and Stop power-down modes by interrupt.
  • Built-in basic timer circuit with watchdog function A sophisticated interrupt structure recognizes up to eight interrupt levels. Each level can have one or more interrupt sources and vectors. Fast interrupt processing (within a minimum of six CPU clocks) can be assigned to specific interrupt levels. S3C8847/C8849/P8849 MI.

📥 Download Datasheet

Datasheet preview – S3P8849

Datasheet Details

Part number S3P8849
Manufacturer Samsung semiconductor
File Size 1.03 MB
Description SAM87 family of 8-bit single-chip CMOS microcontrollers
Datasheet download datasheet S3P8849 Datasheet
Additional preview pages of the S3P8849 datasheet.
Other Datasheets by Samsung semiconductor

Full PDF Text Transcription

Click to expand full text
m o .c U 4 t e e h S a at PRODUCT OVERVIEW .D w SAM87 w PRODUCT FAMILY wSamsung's SAM87 family of 8-bit single-chip CMOS microcontrollers offers a fast and efficient CPU, a wide S3C8847/C8849/P8849 PRODUCT OVERVIEW 1 range of integrated peripherals, and various mask-programmable ROM sizes. Important CPU features include: — Efficient register-oriented architecture — Selectable CPU clock sources — Release of Idle and Stop power-down modes by interrupt — Built-in basic timer circuit with watchdog function A sophisticated interrupt structure recognizes up to eight interrupt levels. Each level can have one or more interrupt sources and vectors. Fast interrupt processing (within a minimum of six CPU clocks) can be assigned to specific interrupt levels.
Published: |