Datasheet4U Logo Datasheet4U.com

SR71010A - Superscalar Microprocessor

Datasheet Summary

Features

  • that minimize power consumption. The high performance system interface, which is fully compatible to R4xxx/5xxx/7xxx SysAD interface, can operate up to 133MHz with split transactions and out- of- order return. The SR71010A includes a high - per formance floating point unit (FPU) that is fully MIPS64 compliant. The FPU is decoupled from the integer pipeline enabling autonomous integer and floating point operations. iTLB PC gen i-cache decode BHT buffer SysAD & L3 Interface register file dis.

📥 Download Datasheet

Datasheet preview – SR71010A

Datasheet Details

Part number SR71010A
Manufacturer Sandcraft
File Size 787.87 KB
Description Superscalar Microprocessor
Datasheet download datasheet SR71010A Datasheet
Additional preview pages of the SR71010A datasheet.

📁 Similar Datasheet

  • SR712SW - Silver Oxide Battery (Seiko)
  • SR716SW - Silver Oxide Battery (Seiko)
  • SR70 - TVS Diode Arrays (Littelfuse)
  • SR70 - Low Capacitance TVS Diode Array (Semtech)
  • SR70 - ULTRA LOW CAPACITANCE STEERING DIODE ARRAY (Protek Devices)
  • SR703 - SILICON GATE ENHANCEMENT MODE RF POWER VDMOS TRANSISTOR (Polyfet RF Devices)
  • SR704 - SILICON GATE ENHANCEMENT MODE RF POWER VDMOS TRANSISTOR (Polyfet RF Devices)
  • SR704U - SILICON GATE ENHANCEMENT MODE RF POWER VDMOS TRANSISTOR (Polyfet RF Devices)
  • SR705 - SILICON GATE ENHANCEMENT MODE RF POWER VDMOS TRANSISTOR (Polyfet RF Devices)
  • SR706 - SILICON GATE ENHANCEMENT MODE RF POWER VDMOS TRANSISTOR (Polyfet RF Devices)
Other Datasheets by Sandcraft

Full PDF Text Transcription

Click to expand full text
( DataSheet : www.DataSheet4U.com ) TM TM SR71010A MIPS64 SUPERSCALAR MICROPROCESSOR ENGINES FOR THE DIGITAL AGE The SR71010A is a true 2-way superscalar MIPS64 TM microprocessor with a 9-stage pipeline designed for high performance applications such as networking, image processing and internet servers. The highly efficient architecture can operate up to a maximum frequency of 600MHz, and includes dual instruction fetch, up to 6-issue, up to 6-execute, and dual-commit, to sustain an instruction throughput rate of 2 instructions per cycle. Instruction execution efficiency is maximized for the deep pipeline by including sophisticated branch prediction techniques, that keep the pipeline fully utilized.
Published: |