LC89962M Overview
EN 5420 CMOS LSI LC89962, LC89962M NTSC Format Delay Line Overview The LC89962 and LC89962M are delay line circuits that provide a delayed signal by a 1H period of NTSC format with an external low-pass filter.
LC89962M Key Features
- Requires only the input of a 3.58-MHz clock to produce a 1H delayed signal and the external low-pass filter
- Uses a 5-V single-voltage power supply
- Requires a minimal number of external ponents due to the peripheral ponents provided on chip
- Output signal has the same phase as the input signal
- Operation has a 4fsc clock synchronized with the input clock allows these products to be used as wide bandwidth delay li
- A 4fsc clock can be output from the 4FSC pin (pin 7)
- 906-bit CCD shift register Timing generator and CCD driver circuits Auto-bias circuit Sync-tip clamp circuit Sample-and-