The following content is an automatically extracted verbatim text
from the original manufacturer datasheet and is provided for reference purposes only.
View original datasheet text
www.DataSheet4U.com
H S 3120
D ouble Buffered 12-Bit MD AC
FEA TURES • M onolithic Construction • 12 Bit Resolution • 0.01% Non-Linearity • jup Compatible • 4-Quadrant M ultiplication • Latch-up Protected
Sipex D ata Converter Line
DESCRIPTION The HS 3120 is a precision monolithic 12-bit multiplying DA C with internal two-stage input storage registers for easy interfacing with microprocessor busses. It is packaged in a 28-pin DIP to give high I/O design flexibility. DOUBLE BUFFERED - The input registers are sectioned controls are level-triggered to allow static or dynamic into 3 segments of 4 bits each, all individually operation. addressable. The DA C-register, following the input V ERSA TILE OUTPUTS - A total of 5 output lines are DataSheet4U.