Datasheet4U Logo Datasheet4U.com

KS05UL5 - Ultra Low Capacitance ESD Protection

General Description

KS05UL5 is an ultra-low capacitance TVS designed to protection for high-speed data interfaces.

With typical capacitance of 0.6pF only, KS05UL5 is designed to protest parasitic-sensitive systems against over-voltage and over-current transient events.

KS05UL5 uses ultra-small DFN2510 package.

Key Features

  • of ultra-low capacitance, ultra-small size and high ESD robustness make KS05UL5 ideal for high-speed data ports and high-frequency lines (e. g. , HDMI &DVI).

📥 Download Datasheet

Other Datasheets by SeCoS Halbleitertechnologie GmbH

Part Number Description
KS05ULA5 Ultra Low Capacitance ESD Protection
KS05B4 Ulta Low Capacitance double rail-to-rail ESD protection diode
KS05BL4 Low Capacitance ESD Protection / Bi-directional
KS05E4 Integrated ESD Protection Array
KS05LL4 Ultra Low Capacitance ESD Protection
KS05ML4 Low Capacitance ESD Protection / Bi-directional
KS05VL04 Low Capacitance ESD Protection
KS05VL4 Low Capacitance ESD Protection

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Elektronische Bauelemente KS05UL5 30W, 5V Ultra Low Capacitance ESD Protection Array RoHS Compliant Product A suffix of “-C” specifies halogen & lead-fre DESCRIPTION KS05UL5 is an ultra-low capacitance TVS designed to protection for high-speed data interfaces. With typical capacitance of 0.6pF only, KS05UL5 is designed to protest parasitic-sensitive systems against over-voltage and over-current transient events. KS05UL5 uses ultra-small DFN2510 package. Each KS05UL5 device can protect four high-speed data lines. The combined features of ultra-low capacitance, ultra-small size and high ESD robustness make KS05UL5 ideal for high-speed data ports and high-frequency lines (e.g., HDMI &DVI) applications. The low clamping voltage of the KS05UL5 guarantees a minimum stress on the protected IC.