Datasheet4U Logo Datasheet4U.com

BS2F7V7395 - Digital DBS Tuner

Datasheet Summary

Description

This specification covers DBS tuner intended for use in Digital Broadcasting Satellites.

This tuner incorporates "LINK" section that is composed of DVB standard QPSK demodulation circuit and FEC (Forward Error Correction) circuit.

This tuner has 8-bit transport stream output.

Features

  • Programmable division ratio control (Binary: 8 bits) Table 4; Swallow.

📥 Download Datasheet

Datasheet preview – BS2F7V7395

Datasheet Details

Part number BS2F7V7395
Manufacturer Sharp
File Size 464.40 KB
Description Digital DBS Tuner
Datasheet download datasheet BS2F7V7395 Datasheet
Additional preview pages of the BS2F7V7395 datasheet.

📁 Similar Datasheet

  • BS2F7VZ0194A - (BS2F7VZ0724 / BS2F7VZ0194A) Digital DBS Front-End Units (RF)
  • BS2F7VZ0441 - (BS2F7VZ6460 / BS2F7VZ0441) Digital DBS Front-End Units (RF)
  • BS2F7VZ0724 - (BS2F7VZ0724 / BS2F7VZ0194A) Digital DBS Front-End Units (RF)
  • BS2F7VZ6460 - (BS2F7VZ6460 / BS2F7VZ0441) Digital DBS Front-End Units (RF)
  • BS200 - Water Bath Instruction Manual (Yamato)
  • BS204 - S-Band TR Tube (EEV)
  • BS208 - P-channel enhancement mode vertical D-MOS transistor (NXP)
  • BS208 - P-CHANNEL ENHANCEMENT MODE DMOS TRANSISTOR (Diodes Incorporated)
  • BS208 - DMOS Transistors (P-Channel) (General Semiconductor)
  • BS209 - DMOS Transistors (P-Channel) (General Semiconductor)
Other Datasheets by Sharp

Full PDF Text Transcription

Click to expand full text
MODEL No. BS2F7VZ7395 SPEC No. PAGE EC-06Y04C 3/19 [DESCRIPTION] This specification covers DBS tuner intended for use in Digital Broadcasting Satellites. This tuner incorporates "LINK" section that is composed of DVB standard QPSK demodulation circuit and FEC (Forward Error Correction) circuit. This tuner has 8-bit transport stream output. [1] GENERAL SPECIFICATIONS 1-1 Receiving frequency range 950MHz to 2150MHz 1-2 Input level -65dBm to -25dBm 1-3 Input structure F type Female 1-4 Nominal input impedance 75 ohm 1-5 Channel selection system PLL synthesizer(Clock 4.
Published: |