Datasheet4U.com

LH52256CH Datasheet PDF

Sharp LH52256CH

The LH52256C is a Static RAM organized as 32,768 × 8 bits which provides low-power standby mode. It is fabricated using silicon-gate CMOS process technology.
Part No. LH52256CH
Datasheet LH52256CH Download
Manufacturer
Sharp
Description CMOS 256K (32K x 8) Static RAM
Buy Stock & Price
LH52256CH datasheet page 1 preview

FEATURES

● 32,768 × 8 bit organization
● Access time: 70 ns (MAX.)
● Supply current: Operating: 45 mA (MAX.) 10 mA (MAX.) (tRC, tWC = 1 µs) Standby: 40 µA (MAX.)
● Data retention current: 1.0 µA (MAX.) (VCCDR = 3 V, TA = 25 °C)
● Wide operating voltage range: 4.5 V ± 5.5 V
● Operating temperature: Commerical temperature 0°C to +70 °C Industrial temperature -40° to +85°C
● Fully-static operation
● Three-state outputs
● Not designed or rated as radiation hardened
● Package: 28-pin, 600-mil DIP 28-pin, 450-mil SOP 28-pin, 300-mil SK-DIP 28-pin, 8 × 3 mm2 TSOP (Type I)
● N-type bulk silicon

DESCRIPTION

CMOS 256K (32K × 8) Static RAM PIN CONNECTIONS 28-PIN DIP 28-PIN SK-DIP 28-PIN SOP A14 A12 A7 A6 A5 A4 A3 A2 A1 A0 I/O1 I/O2 I/O3 GND 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 VCC WE A13 A8 A9 A11 OE A10 CE I/O8 I/O7 I/O6 I/O5 I/O4 52256C-1 TOP VIEW Figure 1. Pin Connections 28-PIN TSOP (Type I) OE A11 A9 A8 A13 WE VCC A14 A12 A7 A6 A5 A4 A3 1 2 3 4 5 6 7 8 9...
LH52256CH page 2 preview LH52256CH page 3 preview