PEB2096
description of synchronization to the DCL frequency New Version 1.3 number New description of loop length New description of the transmit delay on UPN interface in respect to IOM-2 interface New bit in the Configuration Register for UPN Line Interfaces: EQUDIS Changed DC characteristics on LIna,b Better jitter description
Changed SSYNC timing New description of UPN frame relation to FSC
Edition 01.96 This edition was realized using the software system Frame Maker®. Published by Siemens AG, Bereich Halbleiter, Marketing Kommunikation, Balanstraße 73, 81541 München
©
Siemens AG 1996. All Rights Reserved. Attention please! As far as patents or other rights of third parties are concerned, liability is only assumed for ponents, not for applications, processes and circuits implemented within ponents or assemblies. The information describes the type of ponent and shall not be considered as assured characteristics. Terms of delivery and rights to change design reserved. For questions on...
