Click to expand full text
3.3V 1M x 64-Bit SDRAM Module 3.3V 1M x 72-Bit SDRAM Module 168 pin unbuffered DIMM Modules
HYS64V1000GS-10/-12/-15 HYS72V1000GS-10/-12/-15
Target Information
•
168 Pin JEDEC Standard, Unbuffered 8 Byte Dual-In-Line SDRAM Module 1 bank 1M x 64, 1M x 72 organisation Optimized for byte-write non-parity or ECC applications JEDEC standard Synchronous DRAMs (SDRAM) Performance:
-10 fCK tCK3 tAC3 Clock frequency Clock cycle time Clock access time
CAS latency = 3
• • • •
-12 83 12 11
-15 66 15 13
Units MHz ns ns
100 10 9
• • • • • • • • • • •
Single +3.3V(± 0.