Datasheet4U Logo Datasheet4U.com

82S214 - 2048-BIT BIPOLAR ROM

Datasheet Summary

Description

The 82S214 and 82S215 are Schottky-clamped Read Only Memories, incorporating on-chip data output registers.

The 82S214 and 82S215 are fully TTL compatible, and include on-chip decoding and two chip enable inputs for ease of memory expansion.

📥 Download Datasheet

Datasheet preview – 82S214

Datasheet Details

Part number 82S214
Manufacturer Signetics
File Size 139.29 KB
Description 2048-BIT BIPOLAR ROM
Datasheet download datasheet 82S214 Datasheet
Additional preview pages of the 82S214 datasheet.

📁 Similar Datasheet

  • 82S23 - 256-bit TTL bipolar PROM (NXP)
  • 82S09 - (82S09 / 82S19) 576-BIT BIPOLAR RAM (ETC)
  • 82S123 - 256-bit TTL bipolar PROM (NXP)
  • 82S126 - 1K BIT TTL BIPOLAR PROM (NXP)
  • 82S129 - 1K BIT TTL BIPOLAR PROM (NXP)
  • 82S130 - 2K-bit TTL Bipolar PROM (NXP)
  • 82S131 - 2K-bit TTL Bipolar PROM (NXP)
  • 82S137 - 4K-Bit TTL Bipolar PROM (NXP)
  • 82S147 - 4K-BIT TTL BIPLOAR PROM (NXP)
  • 82S147A - 4K-BIT TTL BIPLOAR PROM (NXP)
Other Datasheets by Signetics
  • 82S21 - 64-BIT BIPOLAR HIGH SPEED WRITE-WHILE-READ RAM
  • 82S212 - 2304-Bit Bipolar Ram
  • 82S215 - 4096-BIT BIPOLAR ROM
  • 82S226 - 1024-BIT BIPOLAR READ ONLY MEMORY
  • 82S229 - 1024-BIT BIPOLAR READ ONLY MEMORY
  • 82S23 - 256-BIT BIPOLAR PROGRAMMABLE ROM
  • 82S230 - 2048-BIT BIPOLAR ROM
  • 82S231 - 2048-BIT BIPOLAR ROM

Full PDF Text Transcription

Click to expand full text
!iinoOliC!i 82S214 2048-BIT BIPOLAR ROM (256x8 ROM) 82S215 __~______________4_09_6-_BIT_B_IPO_LA_R_RO_M(_51_2X8_R_OM~) DIGITAL 8000 SERIES TTL/MEMORY DESCRIPTION The 82S214 and 82S215 are Schottky-clamped Read Only Memories, incorporating on-chip data output registers. The 82S214 and 82S215 are fully TTL compatible, and include on-chip decoding and two chip enable inputs for ease of memory expansion. They feature Tri-State outputs for optimization of word expansion in bussed organiza1 uns. A D-type latch is used to enable the Tri-State output d ivers.1 n the TRANSPARENT READ mode, stored data is addressed by applying a binary code to the address inputs while holding STROBE high. In this mode the bit drivers will be controlled solely by CE1 and CE2 lines.
Published: |