Datasheet4U.com

82S25 Datasheet PDF

Signetics 82S25

The 82S25 is a 64-bit, Schottky clamped TTL, ReadWrite Random Access Memory ideal for use in scratch pad and high-speed buffer memory applications. The 82S25 is a fu lIy decoded memory array organ ized as 16 words of 4 bits each, with separate input and output lines. It features PNP inputs, one chip enable line, and open collector outputs for ease of memory expansion.
Part No. 82S25
Datasheet 82S25 Download
Manufacturer
Signetics
Description 64-BIT BIPOLAR SCRATCH PAD MEMORY
Buy Stock & Price
82S25 datasheet page 1 preview

DESCRIPTION

The outputs of the 82S25 assume a logic "1" state during write. This allows both memory inputs and outputs to share a common bus for minimizing interconnections, and more effective utilization of common I/O circuitry. The 82S25 is available in the commercial and military temperature ranges. For the commercial temperature range (DOC to +75°C) specify N82S25, B or F. For the military temperature range (-55°C to +125°C) specify S82S25, F only.

FEATURES

● ORGANIZATION -16 X 4
● ADDRESS ACCESS TIME: S82S25 - 60ns, MAXIMUM N82S25 - 50ns, MAXIMUM
● WRITE CYCLE TIME: S82S25 - 50ns, MAXIMUM N82S25 - 35ns, MAXIMUM
● POWER DISSIPATION - 6.25mW/BIT, TYPICAL
● INPUT LOADING: S82S25 - (-150tLA) MAXIMUM N82S25 - (-100JlA) MAXI MUM
● OUTPUT BLANKING DURING WRITE
● ON-CHIP ADDRESS DECODING
● OPEN COLLECTOR OUTPUTS
● 16 PIN CERAMIC DIP PIN CONFIGURATION B, F PACKAGE* AO 1 16 Vcc WE 3 01 5 GND 8 * B - Plastic F - Cerdip TRUTH TABLE MODE CE WE In Read 0 1 X Write "0" 0 Write" 1" 0 Disabled 1 0 0 0 1 X X x = Don't care.
82S25 page 2 preview 82S25 page 3 preview