93425A - TTL MEMORY

This page provides the datasheet information for the 93425A, a member of the 93415A TTL MEMORY family.

Datasheet Summary

Description

The 93415A and 93425A are high speed 1024-bit random access memories organized as 1024 words X 1 bit.

With a typical access time of 30ns, they are ideal for cache buffer applications and for systems requiring very high speed main memory.

Signetics

📥 Download Datasheet

Datasheet Details

Part number	93425A
Manufacturer	Signetics
File Size	267.13 KB
Description	TTL MEMORY
Datasheet	93425A Datasheet
Additional preview pages of the 93425A datasheet.

📁 Similar Datasheet

9344 - Binary 4-Bit by 2-Bit Full Multiplier (National Semiconductor)
93479 - 256 x 9-Bit Static Random Access Memory (National Semiconductor)

Other Datasheets by Signetics

93415A - TTL MEMORY

Full PDF Text Transcription

Click to expand full text

SI!I-DoliCS 93415A 1024 xl BIT BIPOLAR RAM OPEN COLLECTOR 93425A _ _ _ _ _ _ _ _{93_415_A)_TR_I-S_TA_TE_{9_3245_A----I} MARCH 1975 DIGITAL 8000 SERIES TTL MEMORY DESCRIPTION The 93415A and 93425A are high speed 1024-bit random access memories organized as 1024 words X 1 bit. With a typical access time of 30ns, they are ideal for cache buffer applications and for systems requiring very high speed main memory. Both the 93415A and 93425A require -a single +5 volts power supply and feature very low current PNP input structures. They are fu lIy TTL compatible, and include on-chip decoding and a chip enable input for ease of memory expansion. They feature either Open Collector or Tri-State outputs for optimization of word expansion in bussed organizations.

Published: Jan 6, 2025 |