Datasheet4U Logo Datasheet4U.com

Si53119-A03A - 19-OUTPUT PCIE GEN-3 BUFFER

General Description

The Si53119-A03A is a 19-output, low-power HCSL differential clock buffer that meets all of the performance requirements of the Intel DB1200ZL specification.

To reduce board space and bill of material cost, the device fully integrates all external resistors, supporting 85  transmission lines.

Key Features

  • Nineteen 0.7 V low-power, push-.
  • Integrated termination resistors pull HCSL PCIe Gen 3 outputs supporting 85  transmission.
  • 100 MHz /133 MHz PLL lines operation, supports PCIe and.
  • PLL or bypass mode QPI.
  • Spread spectrum tolerable.
  • PLL bandwidth SW SMBUS.
  • 1.05 to 3.3 V I/O supply voltage.
  • programming overrides the latch value from HW pin 9 selectable SMBUS addresses.
  • SMBus address configurable to.
  • allow multiple buffe.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SI53119 19-OUTPUT PCIE GEN 3 BUFFER Silicon Laboratories
SI53112 DB1200ZL 12-OUTPUT PCIE GEN 3 BUFFER Silicon Laboratories
SI53115 15-OUTPUT PCIE GEN3 BUFFER/ ZERO DELAY BUFFER Silicon Laboratories
SI531 CRYSTAL OSCILLATOR Silicon Laboratories
SI53102-A1 FAN-OUT CLOCK BUFFER Silicon Laboratories

Other Datasheets by Skyworks Solutions

Part Number Description
Si53119 19-OUTPUT PCIE GEN-3 BUFFER
Si531 CRYSTAL OSCILLATOR
Si53102-A1 1:2 Fan-out Clock Buffer
Si53102-A2 1:2 Fan-out Clock Buffer
Si53102-A3 1:2 Fan-out Clock Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Si53119-A03A 19-OUTPUT PCIE GEN 3 BUFFER Features  Nineteen 0.7 V low-power, push-  Integrated termination resistors pull HCSL PCIe Gen 3 outputs supporting 85  transmission  100 MHz /133 MHz PLL lines operation, supports PCIe and  PLL or bypass mode QPI  Spread spectrum tolerable  PLL bandwidth SW SMBUS  1.05 to 3.3 V I/O supply voltage   programming overrides the latch value from HW pin 9 selectable SMBUS addresses   SMBus address configurable to  allow multiple buffers in a single control network 3.