Datasheet4U Logo Datasheet4U.com

CXA3197R - 10-bit 125MSPS D/A Converter

Datasheet Summary

Description

The CXA3197R is a high-speed D/A converter which can perform multiplexed input of two system 10-bit data.

This IC realizes a maximum conversion rate of 125MSPS.

Features

  • Maximum conversion rate: During PECL operation: 125MSPS During TTL operation: 100MSPS.
  • Resolution: 10 bits.
  • Low power consumption: 480mW (typ. ).
  • Data input level: TTL.
  • Clock, reset input level: TTL and PECL compatible.
  • 2:1 multiplexed input function.
  • 1/2 frequency-divided clock output possible by the built-in clock frequency divider circuit.
  • Voltage output (50Ω load drive possible).
  • Single power supply or ±dual pow.

📥 Download Datasheet

Datasheet preview – CXA3197R

Datasheet Details

Part number CXA3197R
Manufacturer Sony Corporation
File Size 347.82 KB
Description 10-bit 125MSPS D/A Converter
Datasheet download datasheet CXA3197R Datasheet
Additional preview pages of the CXA3197R datasheet.

📁 Similar Datasheet

Other Datasheets by Sony Corporation
  • CXA3199TN - Wideband Pre-amplifier
  • CXA3106AQ - PLL IC for LCD Monitor/Projector
  • CXA3106Q - PLL IC for LCD Monitor/Projector
  • CXA3107N - IF Amplifier for M-ary FSK Pagers
  • CXA3108AQ - L-band Down Converter IC with On-Chip PLL
  • CXA3117AN - IF Amplifier for M-ary FSK Pagers
  • CXA3117N - IF Amplifier for M-ary FSK Pagers
  • CXA3125N - All Band TV Tuner IC (VHF-CATV-UHF)

Full PDF Text Transcription

Click to expand full text
CXA3197R 10-bit 125MSPS D/A Converter Description The CXA3197R is a high-speed D/A converter which can perform multiplexed input of two system 10-bit data. This IC realizes a maximum conversion rate of 125MSPS. Multiplexed operation is possible by inputing the 1/2 frequency-divided clock or by halving the frequency of the clock internally with the clock frequency divider circuit having the reset pin. The data input is at TTL level, and the clock input and reset input can select either TTL or PECL level according to the application. Features • Maximum conversion rate: During PECL operation: 125MSPS During TTL operation: 100MSPS • Resolution: 10 bits • Low power consumption: 480mW (typ.
Published: |