CXD1961AQ Datasheet PDF - Sony Corporation DVB-S Frontend IC (QPSK demodulation + FEC) Specs

CXD1961AQ - DVB-S Frontend IC (QPSK demodulation + FEC)

Datasheet Summary

Description

The CXD1961AQ is a single chip DVB compliant Satellite Broadcasting Frontend IC, including dual A/D converter for analog baseband I/Q input, QPSK demodulator, Viterbi decoder Reed-Solomon decoder and Energy Dispersal descrambler.

It is suitable for use in a DVB Integrated Receiver Decoder.

Features

Dual 6 bit A/D converter Absolute Maximum Rating (Ta = 25°C, GND = 0V).
QPSK demodulator.
Power Supply VDD.
0.5 to +4.6 V Multi-symbol rate operation.
Input Voltage VIN.
0.5 to VDD + 0.5 V Nyquist Roll off filter (α = 0.35).
Output Voltage VOUT.
0.5 to VDD + 0.5 V Clock recovery circuit.
I/O Voltage VI/O.
0.5 to VDD + 0.5 V Carrier recovery circuit.
CPU I/F pin Vcpuif.
0.5 to +5.5 V AGC contro.

Datasheet Details

Part number	CXD1961AQ
Manufacturer	Sony Corporation
File Size	294.79 KB
Description	DVB-S Frontend IC (QPSK demodulation + FEC)
Datasheet	CXD1961AQ Datasheet
Additional preview pages of the CXD1961AQ datasheet.

📁 Similar Datasheet

CXD1930Q - MPEG Video Decoder (Sony)

CXD101-106Q - CMOS Digital Delay Line (ETC)

CXD104-114Q - C-MOS MEMORY SEQUENCER (ETC)

CXD1088AQ - Over Sampling Digital Filter (Sony)

CXD1095AR - CMOS I/O Expander (ETC)

CXD1095Q - CMOS I/O Port Expander (ETC)

CXD1132Q - CMOS Time Code Generator / Reader (ETC)

CXD1133Q-321 - CMOS 8 Bit Microcomputer (ETC)

CXD1151Q - Video Signal Processor (ETC)

CXD1156Q - (CXD1156Q/R) Timing Generator IC (Sony)

Full PDF Text Transcription

Click to expand full text

CXD1961AQ DVB-S Frontend IC (QPSK demodulation + FEC) Preliminary For the availability of this product, please contact the sales office. Description The CXD1961AQ is a single chip DVB compliant Satellite Broadcasting Frontend IC, including dual A/D converter for analog baseband I/Q input, QPSK demodulator, Viterbi decoder Reed-Solomon decoder and Energy Dispersal descrambler. It is suitable for use in a DVB Integrated Receiver Decoder. 100 pin QFP (Plastic) Features • Dual 6 bit A/D converter Absolute Maximum Rating (Ta = 25°C, GND = 0V) • QPSK demodulator • Power Supply VDD –0.5 to +4.6 V Multi-symbol rate operation • Input Voltage VIN –0.5 to VDD + 0.5 V Nyquist Roll off filter (α = 0.35) • Output Voltage VOUT –0.5 to VDD + 0.5 V Clock recovery circuit • I/O Voltage VI/O –0.

Published: Mar 27, 2005 |