Datasheet4U Logo Datasheet4U.com

P8M648YLE - (P8M648YLx / P8M6416YLEx) 8M/16M x 64 DIMM SDRAM Module

General Description

The P8M648YL, P8M648YLE, P16M6416YL, and P16M6416YLE are high performance dynamic randomaccess 64MB and 128MB modules respectively.

These modules are organized in a x64 configuration, and utilize quad bank architecture with a synchronous interface.

Key Features

  • P8M648YLE, P16M6416YLE 8M, 16M x 64 DIMM PC-100 and PC133 Compatible JEDEC.
  • Standard 168-pin , dual in-line memory Module (DIMM) TSOP components. Single 3.3v +.3v power supply. Nonbuffered fully synchronous; all signals measured on positive edge of system clock. Internal pipelined operation; column address can be changed every clock cycle. Quad internal banks for hiding row access/precharge. 64m.

📥 Download Datasheet

Datasheet Details

Part number P8M648YLE
Manufacturer SpecTek
File Size 64.41 KB
Description (P8M648YLx / P8M6416YLEx) 8M/16M x 64 DIMM SDRAM Module
Datasheet download datasheet P8M648YLE Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer

Other Datasheets by SpecTek

Part Number Description
P8M648YL (P8M648YLx / P8M6416YLEx) 8M/16M x 64 DIMM SDRAM Module
P8M648YL (P8M644YL / P8M648YL) 4M/8M x 64 DIMM SDRAM Module
P8M648YL9 (P8M644YL9 / P8M648YL9) 8M/16M x 64 DIMM SDRAM Module
P8M6412YLG (P8M646YLG / P8M6412YLG) 8M/16M x 64 DIMM SDRAM Module
P8M6416YL (P8M648YLx / P8M6416YLEx) 8M/16M x 64 DIMM SDRAM Module

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
P8M648YL, P16M6416YL Preliminary Release V1 SDRAM MODULE Features: • • • • • • • • • P8M648YLE, P16M6416YLE 8M, 16M x 64 DIMM PC-100 and PC133 Compatible JEDEC – Standard 168-pin , dual in-line memory Module (DIMM) TSOP components. Single 3.3v +.3v power supply. Nonbuffered fully synchronous; all signals measured on positive edge of system clock. Internal pipelined operation; column address can be changed every clock cycle. Quad internal banks for hiding row access/precharge. 64ms 4096 cycle refresh. All inputs, outputs, clocks LVTTL compatible.