STP2220ABGA Overview
The Uniprocessor System Controller (USC) has a DRAM memory controller and functions to regulate the flow of requests and data on the UPA bus. It also controls the resets going to all UPA clients. Uniprocessor System Controller.
STP2220ABGA Key Features
- Controls up to eight standard SS-10/SS-20-type DRAM SIMMs
- Supports various memory SIMM organizations: 16 MB, 64 MB, and 256 MB as well as dual-stacked 128-MB SIMMs
- Controls and generates a number of resets for the system
- Programmed via a standard 8-bit asynchronous interface (EBus)
- JTAG interface allows full chip scan
- 225-pin ABGA package
- Standard workstation memory
- Flexibility
- High integration
- Allows design of low-cost, low-chip-count embedded systems