SL74HC112 - Dual J-K Flip-Flop with Set and Reset

System Logic Semiconductor

Datasheet Details

Part number	SL74HC112
Manufacturer	System Logic Semiconductor
File Size	49.05 KB
Description	Dual J-K Flip-Flop with Set and Reset
Datasheet	SL74HC112 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
SL701B	(SL701 / SL702) Linear Integrated Circuit	GEC Plessey Semiconductors
SL701C	(SL701 / SL702) Linear Integrated Circuit	GEC Plessey Semiconductors
SL702B	(SL701 / SL702) Linear Integrated Circuit	GEC Plessey Semiconductors
SL702C	(SL701 / SL702) Linear Integrated Circuit	GEC Plessey Semiconductors
SL71051	CC/CV Control	AUK

Other Datasheets by System Logic Semiconductor

Part Number	Description
SL74HC11	Triple 3-Input AND Gate
SL74HC10	Triple 3-Input NAND Gate
SL74HC109	Dual J-K Flip-Flop with Set and Reset
SL74HC123	Dual Retriggerable Monostable Multivibrator
SL74HC125	Quad 3-State Noninverting Buffers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

SL74HC112 Dual J-K Flip-Flop with Set and Reset High-Performance Silicon-Gate CMOS The SL74HC112 is identical in pinout to the LS/ALS112. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALSTTL outputs. Each flip-flop is negative-edge clocked and has active-low asynchronous Set and Reset inputs. • Outputs Directly Interface to CMOS, NMOS, and TTL • Operating Voltage Range: 2.0 to 6.0 V • Low Input Current: 1.