Datasheet4U Logo Datasheet4U.com

FE2.1 - USB 2.0 HIGH SPEED 7-PORT HUB CONTROLLER

Datasheet Summary

Features

  • Low power consumption.
  • 155 mA when seven downstream facing ports enabled in High-Speed mode;.
  • 66 mA when one downstream facing port enabled in High-Speed mode;.
  • Fully compliant with Universal Serial Bus Specification Revision 2.0 (USB 2.0);.
  • Upstream facing port supports HighSpeed (480MHz) and Full-Speed (12MHz) modes;.
  • 7 downstream facing ports support High-Speed (480MHz), Full-Speed (12MHz), and Low-Speed (1.5MHz) modes;.
  • Integrated USB 2.0 T.

📥 Download Datasheet

Datasheet preview – FE2.1

Datasheet Details

Part number FE2.1
Manufacturer TERMINUS
File Size 671.69 KB
Description USB 2.0 HIGH SPEED 7-PORT HUB CONTROLLER
Datasheet download datasheet FE2.1 Datasheet
Additional preview pages of the FE2.1 datasheet.

📁 Similar Datasheet

  • FE2000 - CPU Controller (Faraday Electronics)
  • FE2100 - Floppy Disk Controller (Faraday Electronics)
  • FE2A - GLASS PASSIVATED FAST EFFICIENT RECTIFIER (General Semiconductor)
  • FE2A - Ultra Fast Sinterglass Diode (Vishay)
  • FE2A - SUPER FAST RECTIFIERS (EIC)
  • FE2B - GLASS PASSIVATED FAST EFFICIENT RECTIFIER (General Semiconductor)
  • FE2B - Ultra Fast Sinterglass Diode (Vishay)
  • FE2B - SUPER FAST RECTIFIERS (EIC)
  • FE2C - GLASS PASSIVATED FAST EFFICIENT RECTIFIER (General Semiconductor)
  • FE2C - Ultra Fast Sinterglass Diode (Vishay)
Other Datasheets by TERMINUS

    Full PDF Text Transcription

    Click to expand full text
    USB 2.0 7-Port Hub Data Sheet Rev. 1.01 FE2.1 USB 2.0 HIGH SPEED 7-PORT HUB CONTROLLER _______________________Data Sheet_______________________ INTRODUCTION The FE2.1 is a highly integrated, high quality, high performance, low power consumption, yet low overall cost solution for USB 2.0 High Speed 7-Port Hub. It adopts Multiple Transaction Translator (MTT) architecture to explore the maximum possible throughput. Six, instead of two, non-periodic transaction buffers are used to minimize potential traffic jamming. The whole design is based on state-machine-control to reduce the response delay time; no micro controller is used in this chip.
    Published: |