Datasheet4U Logo Datasheet4U.com

T71L6808A - Octal 10/100 Switch

Description

The T71L6808A is a highly integrated, octal port, 10-BaseT/100Base-TX, RMII interface, Ethernet switch implemented in 0.18um CMOS technology.

Features

  • Supports eight 10/100Mbps Ethernet ports with RMII interface Fully non-blocking shared memory architecture using page-based embedded SSRAM. Incorporating with the output private buffering scheme to prevent HOL (head of line) blocking Wire-speed store-and-forward switching with low switching latency. Automatic address learning, local frames filtering, and adjustable aging Embedded 1K entries of look-up table Supports full and half duplex operations DataSheet4U. com Link, speed and duplex status ar.

📥 Download Datasheet

Datasheet preview – T71L6808A

Datasheet Details

Part number T71L6808A
Manufacturer Taiwan Memory Technology
File Size 597.41 KB
Description Octal 10/100 Switch
Datasheet download datasheet T71L6808A Datasheet
Additional preview pages of the T71L6808A datasheet.

📁 Similar Datasheet

  • T7121 - T7121 HDLC Interface (Agere Systems)
  • T718N - (T718N / T719N) SILICON CONTROLLED RECTIFIER (Eupec)
  • T718N12TOF - (T718N / T719N) SILICON CONTROLLED RECTIFIER (Eupec)
  • T718N16TOF - (T718N / T719N) SILICON CONTROLLED RECTIFIER (Eupec)
  • T719N - (T718N / T719N) SILICON CONTROLLED RECTIFIER (Eupec)
Other Datasheets by Taiwan Memory Technology

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com tm TE CH Preliminary T71L6808A Octal 10/100 Switch with Embedded Memory The T71L6808A is an octal-port 10/100Mbps dual speed Ethernet switch integrated both with an embedded SSRAM and a 1K entries of address table. A high performance Fast Ethernet switch, fully complies with the IEEE802.3, 802.3u and 802.3x specifications, can be implemented using the T71L6808A with physical devices. The T71L6808A is intended for applications to stand-alone switch for low-cost SOHO market. Features Supports eight 10/100Mbps Ethernet ports with RMII interface Fully non-blocking shared memory architecture using page-based embedded SSRAM.
Published: |