Datasheet4U Logo Datasheet4U.com

TC74AC163P - Synchronous Presettable 4-Bit Binary Counter

Download the TC74AC163P datasheet PDF. This datasheet also covers the TC74AC161F variant, as both devices belong to the same synchronous presettable 4-bit binary counter family and are provided as variant models within a single manufacturer datasheet.

Key Features

  • High speed: fmax = 170 MHz (typ. ) at VCC = 5 V.
  • Low power dissipation: ICC = 8 μA (max) at Ta = 25°C.
  • High noise immunity: VNIH = VNIL = 28% VCC (min).
  • Symmetrical output impedance: |IOH| = IOL = 24 mA (min) Capability of driving 50 Ω transmission lines.
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Wide operating voltage range: VCC (opr) = 2 to 5.5 V.
  • Pin and function compatible with 74F161/163 TC74AC161F, TC74AC163F TC74AC.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (TC74AC161F_ToshibaSemiconductor.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number TC74AC163P
Manufacturer Toshiba
File Size 261.51 KB
Description Synchronous Presettable 4-Bit Binary Counter
Datasheet download datasheet TC74AC163P Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TC74AC161,163P/F/FT TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74AC161P, TC74AC161F, TC74AC161FT TC74AC163P, TC74AC163F, TC74AC163FT Synchronous Presettable 4-Bit Binary Counter TC74AC161P/F/FT Asynchronous Clear TC74AC163P/F/FT Synchronous Clear TC74AC161P, TC74AC163P The TC74AC161 and 163 are advanced high speed CMOS SYNCHRONOUS PRESETTABLE COUNTERs fabricated with silicon gate and double-layer metal wiring C2MOS technology. They achieve the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The CK input is active on the rising edge. Both LOAD and CLR inputs are active on low logic level. Presetting of these IC’s is synchronous to the rising edge of CK.