Datasheet4U Logo Datasheet4U.com

TC74HCT273AP - Octal D-Type Flip-Flop

Download the TC74HCT273AP datasheet PDF. This datasheet also covers the TC74HCT273AF variant, as both devices belong to the same octal d-type flip-flop family and are provided as variant models within a single manufacturer datasheet.

Features

  • High speed: fmax = 90 MHz (typ. ) at VCC = 5 V.
  • Low power dissipation: ICC = 4 μA (max) at Ta = 25°C.
  • Compatible with TTL outputs: VIH = 2.0 V (min) VIL = 0.8 V (max).
  • Wide interfacing ability: LSTTL, NMOS, CMOS.
  • Output drive capability: 10 LSTTL loads.
  • Symmetrical output impedance: |IOH| = IOL = 4 mA (min).
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Pin and function compatible with 74LS273 Pin Assignment TC74HCT273.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (TC74HCT273AF_ToshibaSemiconductor.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
TC74HCT4053AF Triple 2-Channel Analog Multiplexer/Demultiplexer Toshiba
TC74HCT4053AFT Triple 2-Channel Analog Multiplexer/Demultiplexer Toshiba
TC74HC107AF Dual J-K Flip-Flop Toshiba
TC74HC107AFN DUAL J-K FLIP-FLOP Toshiba
TC74HC107AP Dual J-K Flip-Flop Toshiba

Other Datasheets by Toshiba

Part Number Description
TC74HCT273AF Octal D-Type Flip-Flop
TC74HCT273AFW OCTAL D-TYPE FLIP-FLOP
TC74HCT240AF Octal Bus Buffer
TC74HCT240AFW OCTAL BUS BUFFER
TC74HCT240AP Octal Bus Buffer

Full PDF Text Transcription

Click to expand full text
TC74HCT273AP/AF TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HCT273AP, TC74HCT273AF Octal D-Type Flip Flop with Clear The TC74HCT273A is a high speed CMOS OCTAL D-TYPE FLIP FLOP fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. Their inputs are compatible with TTL, NMOS, and CMOS output voltage levels. Information signals applied to D inputs are transferred to the Q outputs on the positive going edge of the clock pulse. When the CLR input is held “L”, the Q outputs are at a low logic level independent of the other inputs. All inputs are equipped with protection circuits against static discharge or transient excess voltage.
Published: |