Datasheet4U Logo Datasheet4U.com

TC7MBL3257AFT - Quad 1-of-2 Multiplexer/Demultiplexer

Key Features

  • Operating voltage: VCC = 2.0 to 3.6 V.
  • High speed: tpd = 0.31ns (max. ) @ VCC =3.0V.
  • Low on resistance: RON = 5 Ω (typ. ) @ VCC =3.0V.
  • ESD performance: Machine model ≥ ±200 V Human body model ≥ ±2000 V.
  • Package: TSSOP16,VSSOP16 (US16).
  • Pin compatible with the 74xx257 type. Pin Assignment (top view) TC7MBL3257AFT TC7MBL3257AFK Weight: TSSOP16-P-0044-0.65A VSSOP16-P-0030-0.50 : 0.06 g (typ. ) : 0.02 g (typ. ) S1 1B1 2 1B2 3 1A 4 2B1 5 2B2 6 2.

📥 Download Datasheet

Datasheet Details

Part number TC7MBL3257AFT
Manufacturer Toshiba
File Size 205.04 KB
Description Quad 1-of-2 Multiplexer/Demultiplexer
Datasheet download datasheet TC7MBL3257AFT Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
TC7MBL3257CFK 4-Bit 1-of-2 Multiplexer/Demultiplexer Toshiba
TC7MBL3253CFK Dual 1-of-4 FET Multiplexer/Demultiplexer Toshiba
TC7MBL3245CFK Low Voltage / Low Capacitance Octal Bus Switch Toshiba
TC7MBL3245CFT Low Voltage / Low Capacitance Octal Bus Switch Toshiba
TC7MBL3125CFK Low-Voltage Low-Capacitance Quad Bus Switch Toshiba

Other Datasheets by Toshiba

Part Number Description
TC7MBL3257AFK Quad 1-of-2 Multiplexer/Demultiplexer
TC7MBL3257CFT 4-Bit 1-of-2 Multiplexer/Demultiplexer
TC7MBL3257CFTG 4-Bit 1-of-2 Multiplexer/Demultiplexer
TC7MBL3253CFT Dual 1-of-4 FET Multiplexer/Demultiplexer
TC7MBL3253CFTG CMOS Digital Integrated Circuit Silicon Monolithic

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TC7MBL3257AFT/FK TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7MBL3257AFT, TC7MBL3257AFK Quad 1-of-2 Multiplexer/Demultiplexer The TC7MBL3257A is high-speed CMOS quad 1-2 multiplexer/demultiplexer. The low on resistance of the switch allows connections to be made with minimal propagation delay time. This device consists of four individual two-inputs multiplexer/demultiplexer with common select input (S) and output enable ( OE ). The A inputs is connected to the B1 or B2 outputs determined by the combination both the select input (S) and output enable ( OE ). When the output enable ( OE ) input is held “H” level, the switches are open with regardless the state of select inputs and a high-impedance state exists between the switches.