Datasheet4U Logo Datasheet4U.com

TD74BC574P - Octal D-Type Flip-Flop

Download the TD74BC574P datasheet PDF. This datasheet also covers the TD74BC574 variant, as both devices belong to the same octal d-type flip-flop family and are provided as variant models within a single manufacturer datasheet.

Key Features

  • High-speed operation tpd = 8.8 ns (typ. ).
  • Symmetrical output impedance IOH =.
  • 3 mA (max) IOL = 24 mA (max).
  • Low power dissipation ICCD = 7 mA (typ. ) ICCZ = 10 mA (typ. ).
  • Operating temperature range Ta =.
  • 40°C to 85°C.
  • High ESD protection 2000 V (MIL standard).
  • Pin and function compatible with FAST (74F574) Logic Diagram TD74BC574P TD74BC574F Weight DIP20-P-300-2.54A : 1.48 g (typ. ) SOP20-P-300-1.27 : 0.25 g (typ. ) D0 2 D D1 3 D D2 4 D D3 5.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (TD74BC574_ToshibaSemiconductor.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
TD7.5A-LTC Current Transducers Topstek
TD7101 ELC PRESCALER Toshiba
TD7101F ELC PRESCALER Toshiba
TD7103F ECL PRESCALER Toshiba
TD7104F ECL PRESCALER Toshiba

Other Datasheets by Toshiba

Part Number Description
TD74BC574F Octal D-Type Flip-Flop
TD74BC541F Octal Bus Buffer
TD74BC541P Octal Bus Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
( DataSheet : www.DataSheet4U.com ) TD74BC574P/F TOSHIBA Bi-CMOS Digital Integrated Circuit Silicon Monolithic TD74BC574P,TD74BC574F Octal D-Type Flip-Flop with 3-State Outputs (Non-Inverted) The TD74BC574P/TD74BC574F is a high-speed 8-bit flip-flop fabricated with silicon gate Bi-CMOS technology. It achieves the high-speed operation equivalent to the FAST family while maintaining the Bi-CMOS low-power dissipation. The TD74BC574P/F is a non-inverting flip-flop. Each bit is individually controlled by a clock input (CK) and an output enable input (OE). When the OE input is high, all eight outputs are in the high-impedance state, which facilitates the interface with bus lines. All inputs are equipped with resistors and diodes to protect against Electrostatic Discharge (ESD).