Datasheet4U Logo Datasheet4U.com

74HC245D - Octal Bus Transceiver

General Description

2.

The 74HC245D is high speed CMOS OCTAL BUS TRANSCEIVERs fabricated with silicon gate C2MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

Key Features

  • (Note) (1) High speed: tpd = 10 ns (typ. ) at VCC = 6.0 V (2) Low power dissipation: ICC = 4.0 µA (max) at Ta = 25  (3) Balanced propagation delays: tPLH ≈ tPHL (4) Wide operating voltage range: VCC(opr) = 2.0 V to 6.0 V Note: Do not apply a signal to any bus terminal when it is in the output mode. Damage may result. All floating (high impedance) bus terminals must have their input levels fixed by means of pull up or pull down resistors. 4. Packaging SOIC20 ©2016 Toshiba Corporation 1 Start.

📥 Download Datasheet

Datasheet Details

Part number 74HC245D
Manufacturer Toshiba
File Size 186.35 KB
Description Octal Bus Transceiver
Datasheet download datasheet 74HC245D Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74HC245D Octal bus transceiver nexperia
74HC245DB Octal bus transceiver nexperia
74HC245 Octal Bus Transceivers Texas Instruments
74HC245 Octal bus transceiver NXP
74HC245 Octal 3-State Noninverting Bus Transceiver ON Semiconductor

Other Datasheets by Toshiba

Part Number Description
74HC240D Octal Bus Buffer
74HC244D Octal Bus Buffer
74HC21D Dual 4-Input AND Gate
74HC237D 3-to-8 Line Decoder/Latch
74HC238D 3-to-8 Line Decoder

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CMOS Digital Integrated Circuits Silicon Monolithic 74HC245D 74HC245D 1. Functional Description • Octal Bus Transceiver 2. General The 74HC245D is high speed CMOS OCTAL BUS TRANSCEIVERs fabricated with silicon gate C2MOS technology. They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. They are intended for two-way asynchronous communication between data busses. The direction of data transmission is determined by the level of the DIR input. The enable input ( G ) can be used to disable the device so that the busses are effectively isolated. All inputs are equipped with protection circuits against static discharge or transient excess voltage. 3. Features (Note) (1) High speed: tpd = 10 ns (typ.) at VCC = 6.