Datasheet4U Logo Datasheet4U.com

74HC393D - Dual Binary Counter

General Description

2.

The 74HC393D is a high speed CMOS 4-BIT BINARY COUNTER fabricated with silicon gate C2MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

Key Features

  • (1) Wide operating temperature range: Topr = -40 to 125.
  • (Note 1) (2) High speed: fMAX = 72 MHz (typ. ) at VCC = 5 V (3) Low power dissipation: ICC = 4.0 µA (max) at Ta = 25.
  • (4) Balanced propagation delays: tPLH ≈ tPHL (5) Wide operating voltage range: VCC(opr) = 2.0 V to 6.0 V Note 1: Operating Range spec of Topr = -40.
  • to 125.
  • is applicable only for the products which manufactured after July 2020. 4. Packaging SOIC14 ©2016-2020 1 Toshiba Electronic Devices & Storage Cor.

📥 Download Datasheet

Datasheet Details

Part number 74HC393D
Manufacturer Toshiba
File Size 251.39 KB
Description Dual Binary Counter
Datasheet download datasheet 74HC393D Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74HC393D Dual 4-bit binary ripple counter nexperia
74HC393 Dual 4-Stage Binary Ripple Counter ON Semiconductor
74HC393 Dual 4-Stage Binary Counter Texas Instruments
74HC393 Dual 4-bit binary ripple counter nexperia
74HC393-Q100 Dual 4-bit binary ripple counter nexperia

Other Datasheets by Toshiba

Part Number Description
74HC32D Quad 2-Input OR Gate
74HC373D Octal D-Type Latch
74HC374D Octal D-Type Flip-Flop
74HC00D Quad 2-Input NAND Gate
74HC02D Quad 2-Input NOR Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CMOS Digital Integrated Circuits Silicon Monolithic 74HC393D 74HC393D 1. Functional Description • Dual Binary Counter 2. General The 74HC393D is a high speed CMOS 4-BIT BINARY COUNTER fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. It contains two independent counter circuits in one package, so that counting or frequency division of eight binary bits can be achieved with one IC. This device changes state on the negative going transition of the CK pulse. The counter can be reset to "0" (QA to QD = "L") by a high at the CLR input regardless of other inputs. All inputs are equipped with protection circuits against static discharge or transient excess voltage. 3.