Datasheet4U Logo Datasheet4U.com

74HC573D - Octal D-Type Latch

General Description

2.

The 74HC573D is a high speed CMOS OCTAL LATCH with 3-STATE OUTPUT fabricated with silicon gate C2MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

Key Features

  • (1) Wide operating temperature range: Topr = -40 to 125.
  • (Note 1) (2) High speed: tpd = 13 ns (typ. ) at VCC = 6.0 V (3) Low power dissipation: ICC = 4.0 µA (max) at Ta = 25.
  • (4) Balanced propagation delays: tPLH ≈ tPHL (5) Wide operating voltage range: VCC(opr) = 2.0 V to 6.0 V Note 1: Operating Range spec of Topr = -40.
  • to 125.
  • is applicable only for the products which manufactured after July 2020. 4. Packaging SOIC20 ©2016-2020 1 Toshiba Electronic Devices & Storage Cor.

📥 Download Datasheet

Datasheet Details

Part number 74HC573D
Manufacturer Toshiba
File Size 210.44 KB
Description Octal D-Type Latch
Datasheet download datasheet 74HC573D Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74HC573D Octal D-type transparent latch nexperia
74HC573 Octal D-type transparent latch NXP
74HC573 Octal D-type transparent latch nexperia
74HC573-Q100 Octal D-type transparent latch nexperia
74HC573A Octal 3-State Noninverting Transparent Latch ON Semiconductor

Other Datasheets by Toshiba

Part Number Description
74HC574D Octal D-Type Flip-Flop
74HC540D Octal Bus Buffer
74HC541D Octal Bus Buffer
74HC590 8-BIT BINARY COUNTER/REGISTER
74HC594D 8-Bit Shift Register

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CMOS Digital Integrated Circuits Silicon Monolithic 74HC573D 74HC573D 1. Functional Description • Octal D-Type Latch with 3-State Outputs 2. General The 74HC573D is a high speed CMOS OCTAL LATCH with 3-STATE OUTPUT fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. These 8-bit D-type latch is controlled by a latch enable input (LE) and an output enable input (OE). When the OE input is high, the eight outputs are in a high impedance state. All inputs are equipped with protection circuits against static discharge or transient excess voltage. 3. Features (1) Wide operating temperature range: Topr = -40 to 125 � (Note 1) (2) High speed: tpd = 13 ns (typ.) at VCC = 6.