Datasheet4U Logo Datasheet4U.com

TA8772AN - PAL/SECAM/NTSC BASE 1H DELAY SYSTEM

Features

  • Bipolar stage l AGC circuit l L. P. F. l DC clamp circuit l Mode SW l 225fH VCO circuit (For correcting output level) (For reducing CCD clock) (For reducing the difference of DC l vel between delay signal and direct ignal. ) Weight: 1.99g (Typ. ) (For control output signal by PAL, NTSC or SECAM ident) (For making CCD clock) CCD stage l CCD drive circuit l Sample & Hold circuit l Input bias circuit l Synctip clamp circuit (This device’s dynamic range bear no relation to change of APL on ado.

📥 Download Datasheet

Datasheet preview – TA8772AN

Datasheet Details

Part number TA8772AN
Manufacturer Toshiba
File Size 249.64 KB
Description PAL/SECAM/NTSC BASE 1H DELAY SYSTEM
Datasheet download datasheet TA8772AN Datasheet
Additional preview pages of the TA8772AN datasheet.

📁 Similar Datasheet

  • TA8720AN - AV SWITCH FOR COLOR TV WITH S-TERMINAL (Toshiba Semiconductor)
  • TA8721ASN - DUAL SIF SYSTEM FOR TV (Toshiba Semiconductor)
  • TA8725AN - 1CHIP COR NTSC CTV (Toshiba Semiconductor)
  • TA8742N - AV SWITCH (Toshiba Semiconductor)
  • TA8745EN - SILICON TRANSISTOR (Toshiba Semiconductor)
  • TA8747N - AV SWITCH (Toshiba Semiconductor)
  • TA8748AN - DOUBLE CCD COMB IC (Toshiba Semiconductor)
  • TA8749S - 4 fsc CLOCK GENERATOR (Toshiba Semiconductor)
  • TA80C186XL - (TA80C186XL / TA80C188XL) 16-Bit High Integration Embedded Processors (Intel)
  • TA80C188XL - (TA80C186XL / TA80C188XL) 16-Bit High Integration Embedded Processors (Intel)
Other Datasheets by Toshiba

Full PDF Text Transcription

Click to expand full text
TA8772AN TOSHIBA BIPOLAR LINEAR INTEGRATED CIRCUIT SILICON MONOLITHIC TA8772AN PAL / SECAM / NTSC BASE BAND 1H DELAY SYSTEM FOR COLOR TV OR VCR The TA8772AN has two chips, a bipolar chip and a CCD chip, in a package. CCD chip consist of two delaylines which operate to delay R-Y and B-Y signal. Bipolar chip operate to control the signals which is processed by CCD stage. FEATURES Bipolar stage l AGC circuit l L.P.F. l DC clamp circuit l Mode SW l 225fH VCO circuit (For correcting output level) (For reducing CCD clock) (For reducing the difference of DC l vel between delay signal and direct ignal.) Weight: 1.99g (Typ.
Published: |