Datasheet4U Logo Datasheet4U.com

TC55257CPI-85L - SILICON GATE CMOS STATIC RAM

Description

The TC55257CPI is a 262,144 bit CMOS static random access memory organized as 32,768 words by 8 bits and operated from a single 5V power supply.

Features

  • with an operating current of 5mAlMHz iliP. ) and a minimum cycle time of 85ns. When CE is a logical high, the device is placed in a low power standby mode in which the standby current is 2~ at room temperature. The TC55257CPI has two control inputs. Chip enable (CE) allows for device selection and data retention control, while an output enable input (OE) provides fast memory access. The TC55257CPI is suitable for use in microprocessor systems where high speed, low power, and battery backup are re.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
TC55257CPI (TC55257xxx) Silicon Gate CMOS Toshiba Semiconductor
TC55257CPL (TC55257xxx) Silicon Gate CMOS Toshiba Semiconductor
TC55257CFI (TC55257xxx) Silicon Gate CMOS Toshiba Semiconductor
TC55257CFL (TC55257xxx) Silicon Gate CMOS Toshiba Semiconductor
TC55257CFTI (TC55257xxx) Silicon Gate CMOS Toshiba Semiconductor

Other Datasheets by Toshiba

Part Number Description
TC55257CPI-85 SILICON GATE CMOS STATIC RAM
TC55257CPI-10 SILICON GATE CMOS STATIC RAM
TC55257CPI-10L SILICON GATE CMOS STATIC RAM
TC55257CPL-10 SILICON GATE CMOS STATIC RAM
TC55257CPL-10L SILICON GATE CMOS STATIC RAM

Full PDF Text Transcription

Click to expand full text
TOSHIBA SILICON GATE CMOS TC55257CPI/CFI/CSPI/CFIl/CfRI-85L/10L PRELIMINARY 32,768 WORD x 8 BIT STATIC RAM Description The TC55257CPI is a 262,144 bit CMOS static random access memory organized as 32,768 words by 8 bits and operated from a single 5V power supply. Advanced circuit techniques provide both high speed and low power features with an operating current of 5mAlMHz iliP.) and a minimum cycle time of 85ns. When CE is a logical high, the device is placed in a low power standby mode in which the standby current is 2~ at room temperature. The TC55257CPI has two control inputs. Chip enable (CE) allows for device selection and data retention control, while an output enable input (OE) provides fast memory access.
Published: |