Datasheet4U Logo Datasheet4U.com

TC74HC148AF - 8-to-3 Line Priority Encoder

Download the TC74HC148AF datasheet PDF. This datasheet also covers the TC74HC148AP variant, as both devices belong to the same 8-to-3 line priority encoder family and are provided as variant models within a single manufacturer datasheet.

Features

  • High speed: tpd = 15 ns (typ. ) at VCC = 5 V.
  • Low power dissipation: ICC = 4 μA (max) at Ta = 25°C.
  • High noise immunity: VNIH = VNIL = 28% VCC (min).
  • Output drive capability: 10 LSTTL loads.
  • Symmetrical output impedance: |IOH| = IOL = 4 mA (min).
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Wide operating voltage range: VCC (opr) = 2 to 6 V.
  • Pin and function compatible with 74LS148 Pin Assignment TC74HC148AP TC74HC148.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (TC74HC148AP-Toshiba.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number TC74HC148AF
Manufacturer Toshiba
File Size 271.76 KB
Description 8-to-3 Line Priority Encoder
Datasheet download datasheet TC74HC148AF Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
TC74HC112AF Dual J-K Flip Flop Toshiba Semiconductor
TC74HC112AFN Dual J-K Flip-Flop Toshiba Semiconductor
TC74HC112AP Dual J-K Flip-Flop Toshiba Semiconductor
TC74HC155P TTL DUAL 2-TO-4-LINE DECODER / 3-TO-8-LINE DECODER ETC
TC74HC00AF Quad 2-Input NAND Gate Toshiba Semiconductor

Other Datasheets by Toshiba

Part Number Description
TC74HC148AP 8-to-3 Line Priority Encoder
TC74HC14AF Hex Schmitt Inverter
TC74HC14AFN Hex Schmitt Inverter
TC74HC14AP Hex Schmitt Inverter
TC74HC107AF Dual J-K Flip-Flop

Full PDF Text Transcription

Click to expand full text
TC74HC148AP/AF TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC148AP, TC74HC148AF 8-to-3 Line Priority Encoder The TC74HC148A is a high speed CMOS 8-to-3 LINE ENCODER fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. All data inputs and outputs of these encoders are active at the low logic level. The encoder detects a low level of the highest order among eight input signals and outputs the corresponding signal position in binaly code. Enable Input EI and Enable Output EO are used to easily cascade without using external circuits. All inputs are equipped with protection circuits against static discharge or transient excess voltage.
Published: |