Datasheet4U Logo Datasheet4U.com

TC74HC174AFN - Hex D-Type Flip-Flop

Download the TC74HC174AFN datasheet PDF. This datasheet also covers the TC74HC174 variant, as both devices belong to the same hex d-type flip-flop family and are provided as variant models within a single manufacturer datasheet.

Key Features

  • High speed: fmax = 71 MHz (typ. ) at VCC = 5 V.
  • Low power dissipation: ICC = 4 μA (max) at Ta = 25°C.
  • High noise immunity: VNIH = VNIL = 28% VCC (min).
  • Symmetrical output impedance: |IOH| = IOL = 4 mA (min).
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Wide operating voltage range: VCC (o.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (TC74HC174_Toshiba.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
TC74HC112AF Dual J-K Flip Flop Toshiba Semiconductor
TC74HC112AFN Dual J-K Flip-Flop Toshiba Semiconductor
TC74HC112AP Dual J-K Flip-Flop Toshiba Semiconductor
TC74HC155P TTL DUAL 2-TO-4-LINE DECODER / 3-TO-8-LINE DECODER ETC
TC74HC00AF Quad 2-Input NAND Gate Toshiba Semiconductor

Other Datasheets by Toshiba

Part Number Description
TC74HC174AF Hex D-Type Flip-Flop
TC74HC174AP Hex D-Type Flip-Flop
TC74HC173AF Quad D-Type Register
TC74HC173AP Quad D-Type Register
TC74HC175AF Quad D-Type Flip-Flop

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TC74HC174AP/AF TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC174AP, TC74HC174AF Hex D-Type Flip Flop with Clear The TC74HC174A is a high speed CMOS D-TYPE FLIP FLOP fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. Information signals applied to the D inputs are transferred to the Q outputs on the positive going edge of the clock pulse. When the CLR input is held low, the Q outputs are in the low logic level independent of the other inputs. All inputs are equipped with protection circuits against static discharge or transient excess voltage. Features • High speed: fmax = 71 MHz (typ.