TC74HC670AP Overview
It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. The register file is organized as 4 words of 4 bits each. Separate read and write address inputs (RA, RB, and WA, WB) and enable inputs ( RE , WE ) are available permitting simultaneous writing into one word location and reading from another location.