Datasheet4U Logo Datasheet4U.com

TC74VCXH16373FT - Low-Voltage 16-Bit D-Type Latch

Key Features

  • Low-voltage operation: VCC = 1.8 to 3.6 V.
  • Bushold on data inputs eliminating the need for external pull-up/pull-down resistors.
  • High-speed operation: tpd = 3.0 ns (max) (VCC = 3.0 to 3.6 V) : tpd = 3.4 ns (max) (VCC = 2.3 to 2.7 V) : tpd = 5.7 ns (max) (VCC = 1.8 V).
  • Output current: IOH/IOL = ±24 mA (min) (VCC = 3.0 V) : IOH/IOL = ±18 mA (min) (VCC = 2.3 V) : IOH/IOL = ±6 mA (min) (VCC = 1.8 V).
  • Latch-up performance:.
  • 300 mA.
  • ESD pe.

📥 Download Datasheet

Other Datasheets by Toshiba

Part Number Description
TC74VCXH16374FT Low-Voltage 16-Bit D-Type Flip-Flop
TC74VCXH162244FT Low-Voltage 16-Bit Bus Buffer
TC74VCXH162373FT Low-Voltage 16-Bit D-Type Latch
TC74VCXH162374FT Low-Voltage 16-Bit D-Type Flip-Flop
TC74VCXH16244FT Low-Voltage 16-Bit Bus Buffer
TC74VCXH16245 Low-Voltage 16-Bit Bus Transceiver
TC74VCXH16245FT Low-Voltage 16-Bit Bus Transceiver
TC74VCXH162827FT Low-Voltage 20-Bit Bus Buffer
TC74VCXH16543FT Low-Voltage 16-Bit Registered Transceiver
TC74VCXH16646FT Low-Voltage 16-Bit Bus Transceiver/Register

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TC74VCXH16373FT TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74VCXH16373FT Low-Voltage 16-Bit D-Type Latch with Bushold The TC74VCXH16373FT is a high-performance CMOS 16-bit D-type latch. Designed for use in 1.8-V, 2.5-V or 3.3-V systems, it achieves high-speed operation while maintaining the CMOS low power dissipation. This 16-bit D-type latch is controlled by a latch enable input (LE) and an output enable input ( OE ) which are common to each byte. It can be used as two 8-bit latches or one 16-bit latch. When the OE input is high, the outputs are in a high-impedance state. The D data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level.