Datasheet4U Logo Datasheet4U.com

TC74VHC138FT - 3-TO-8 LINE DECODOR

Datasheet Summary

Features

  • High speed: tpd = 5.7 ns (typ. ) at VCC = 5 V.
  • Low power dissipation: ICC = 4 μA (max) at Ta = 25°C.
  • High noise immunity: VNIH = VNIL = 28% VCC (min).
  • Power down protection is provided on all inputs.
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Wide operating voltage range: VCC (opr) = 2 V to 5.5 V.
  • Pin and function compatible with 74ALS138 Note: xxxFN (JEDEC SOP) is not available in Japan. TC74VHC138F TC74VHC138FN TC74VHC138.

📥 Download Datasheet

Datasheet preview – TC74VHC138FT

Datasheet Details

Part number TC74VHC138FT
Manufacturer Toshiba
File Size 253.14 KB
Description 3-TO-8 LINE DECODOR
Datasheet download datasheet TC74VHC138FT Datasheet
Additional preview pages of the TC74VHC138FT datasheet.
Other Datasheets by Toshiba

Full PDF Text Transcription

Click to expand full text
TC74VHC138F/FN/FT/FK TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74VHC138F,TC74VHC138FN,TC74VHC138FT,TC74VHC138FK 3-to-8 Line Decoder The TC74VHC138 is an advanced high speed CMOS 3-to-8 DECODER fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. When the device is enabled, 3 Binary Select inputs (A, B and C) determine which one of the outputs ( Y0 - Y7 ) will go low. When enable input G1 is held low or either G2A or G2B is held high, decoding function is inhibited and all outputs go high. G1, G2A , and G2B inputs are provided to ease cascade connection and for use as an address decoder for memory systems.
Published: |