Datasheet4U Logo Datasheet4U.com

TC74VHC245FT - Octal Bus Transceiver

Features

  • (Note 1) (Note 2) (Note 3).
  • High speed: tpd = 4.0 ns (typ. ) at VCC = 5 V.
  • Low power dissipation: ICC = 4 μA (max) at Ta = 25°C.
  • High noise immunity: VNIH = VNIL = 28% VCC (min).
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Wide operating voltage range: VCC (opr) = 2 V to 5.5 V.
  • Low noise: VOLP = 1.0 V (max).
  • Pin and function compatible with 74ALS245 Note 1: Do not apply a signal to any bus terminal when it is in the output mode.

📥 Download Datasheet

Datasheet preview – TC74VHC245FT

Datasheet Details

Part number TC74VHC245FT
Manufacturer Toshiba
File Size 197.08 KB
Description Octal Bus Transceiver
Datasheet download datasheet TC74VHC245FT Datasheet
Additional preview pages of the TC74VHC245FT datasheet.

📁 Similar Datasheet

  • TC74VHC03F - Quad 2-Input NAND Gate (Toshiba Semiconductor)
  • TC74VHC03FK - Quad 2-Input NAND Gate (Toshiba Semiconductor)
  • TC74VHC03FN - Quad 2-Input NAND Gate (Toshiba Semiconductor)
  • TC74VHC03FT - Quad 2-Input NAND Gate (Toshiba Semiconductor)
  • TC74VHC9273FK - Octal D-Type Flip-Flop (Toshiba Semiconductor)
  • TC74VHC9273FT - CMOS Digital Integrated Circuit Silicon Monolithic (Toshiba Semiconductor)
  • TC74VHC9273P - Octal D-Type Flip-Flop (Toshiba Semiconductor)
  • TC74VHC9541FK - Octal Universal Schmitt Buffer (Toshiba Semiconductor)
  • TC74VHC9541FT - Octal Universal Schmitt Buffer (Toshiba Semiconductor)
  • TC74VHC9541P - Octal Universal Schmitt Buffer (Toshiba Semiconductor)
Other Datasheets by Toshiba

Full PDF Text Transcription

Click to expand full text
TC74VHC245F/FT/FK TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74VHC245F, TC74VHC245FT, TC74VHC245FK Octal Bus Transceiver The TC74VHC245 is an advanced high speed CMOS OCTAL BUS TRANSCEIVER fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. It is intended for two-way asynchronous communication between data busses. The direction of data transmission is determined by the level of the DIR input. The enable input ( G ) can be used to disable the device so that the busses are effectively isolated. All inputs are equipped with protection circuits against static discharge. Features (Note 1) (Note 2) (Note 3) • High speed: tpd = 4.0 ns (typ.
Published: |