Datasheet4U Logo Datasheet4U.com

TC74VHC573FT - OCTAL D-TYPE LATCH WITH 3-STATE OUTPUT

Datasheet Summary

Features

  • High speed: tpd = 4.5 ns (typ. ) at VCC = 5 V.
  • Low power dissipation: ICC = 4 µA (max) at Ta = 25°C.
  • High noise immunity: VNIH = VNIL = 28% VCC (min).
  • Power down protection is provided on all inputs.
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Wide operating voltage range: VCC (opr) = 2 to 5.5 V.
  • Low noise: VOLP = 1.2 V (max).
  • Pin and function compatible with 74ALS573 Note: xxxFW (JEDEC SOP) is not available in Japa.

📥 Download Datasheet

Datasheet preview – TC74VHC573FT

Datasheet Details

Part number TC74VHC573FT
Manufacturer Toshiba
File Size 405.51 KB
Description OCTAL D-TYPE LATCH WITH 3-STATE OUTPUT
Datasheet download datasheet TC74VHC573FT Datasheet
Additional preview pages of the TC74VHC573FT datasheet.
Other Datasheets by Toshiba

Full PDF Text Transcription

Click to expand full text
TC74VHC573F/FW/FT/FK TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74VHC573F,TC74VHC573FW,TC74VHC573FT,TC74VHC573FK Octal D-Type Latch with 3-State Output The TC74VHC573 is an advanced high speed CMOS OCTAL LATCH with 3-STATE OUTPUT fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type latch is controlled by a latch enable input (LE) and a output enable input ( OE ). When the OE input is high, the eight outputs are in a high impedance state. An input protection circuit ensures that 0 to 5.5 V can be applied to the input pins without regard to the supply voltage.
Published: |