Datasheet4U Logo Datasheet4U.com

TC74VHC595F - 8-Bit Shift Register/Latch

Datasheet Summary

Features

  • High speed: fmax = 185 MHz (typ. ) at VCC = 5 V.
  • Low power dissipation: ICC = 4 μA (max) at Ta = 25°C.
  • High noise immunity: VNIH = VNIL = 28% VCC (min).
  • Power down protection is provided on all inputs.
  • Balanced propagation delays: tpLH tpHL.
  • Wide operating voltage range: VCC (opr) = 2 V to 5.5 V.
  • Low noise: VOLP = 1.0 V (max).
  • Pin and function compatible with 74ALS595 TC74VHC595F TC74VHC595FK Weight SOP16-P-300-1.27A VSSOP16-P-0030-0.50 : 0.18 g (.

📥 Download Datasheet

Datasheet preview – TC74VHC595F

Datasheet Details

Part number TC74VHC595F
Manufacturer Toshiba
File Size 391.15 KB
Description 8-Bit Shift Register/Latch
Datasheet download datasheet TC74VHC595F Datasheet
Additional preview pages of the TC74VHC595F datasheet.
Other Datasheets by Toshiba

Full PDF Text Transcription

Click to expand full text
TC74VHC595F/FK TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74VHC595F, TC74VHC595FK 8-Bit Shift Register/Latch (3-state) The TC74VHC595 is an advanced high speed 8-BIT SHIFT REGISTER/LATCH fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The TC74VHC595 contains an 8-bit static shift register which feeds an 8bit storage register. Shift operation is accomplished on the positive going transition of the SCK input. The output register is loaded with the contents of the shift register on the positive going transition of the RCK input. Since RCK and SCK signal are independent, parallel outputs can be held stable during the shift operation.
Published: |