Datasheet4U Logo Datasheet4U.com

TC74VHC74FT - DUAL D-TYPE FLIP-FLOP WITH PRESET AND CLEAR

Datasheet Summary

Features

  • High speed: fmax = 170 MHz (typ. ) at VCC = 5 V.
  • Low power dissipation: ICC = 2 μA (max) at Ta = 25°C.
  • High noise immunity: VNIH = VNIL = 28% VCC (min).
  • Power down protection is provided on all inputs.
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Wide operating voltage range: VCC (opr) = 2 V to 5.5 V.
  • Pin and function compatible with 74ALS74 Note: The JEDEC SOP (FN) is not available in Japan. TC74VHC74F TC74VHC74FN TC74VHC74F.

📥 Download Datasheet

Datasheet preview – TC74VHC74FT

Datasheet Details

Part number TC74VHC74FT
Manufacturer Toshiba
File Size 212.96 KB
Description DUAL D-TYPE FLIP-FLOP WITH PRESET AND CLEAR
Datasheet download datasheet TC74VHC74FT Datasheet
Additional preview pages of the TC74VHC74FT datasheet.
Other Datasheets by Toshiba

Full PDF Text Transcription

Click to expand full text
TC74VHC74F/FN/FT/FK TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74VHC74F,TC74VHC74FN,TC74VHC74FT,TC74VHC74FK Dual D-Type Flip-Flop with Preset and Clear The TC74VHC74 is an advanced high speed CMOS D-FLIP FLOP fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The signal level applied to the D INPUT is transferred to Q OUTPUT during the positive going transition of the CK pulse. CLR and PR are independent of the CK and are accomplished by setting the appropriate input low. An input protection circuit ensures that 0 to 5.5 V can be applied to the input pins without regard to the supply voltage.
Published: |