Datasheet4U Logo Datasheet4U.com

TC74VHC9595FK - 8-Bit Shift Register/Latch

Key Features

  • High speed: fmax = 224MHz (typ. ) at VCC = 5 V.
  • Low power dissipation: ICC = 4 µA (max) at Ta = 25°C.
  • Power down protection is provided on all inputs.
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Wide operating voltage range: VCC (opr) = 2 V to 5.5 V TC74VHC9595FK Weight VSSOP16-P-0030-0.50 : 0.02 g (typ. ) © 2018 1 Toshiba Electronic Devices & Storage Corporation Start of commercial production 2011-03 2018-06-22 Pin Assignment SCLR 1 SI 2 SCK 3 RCK 4 Q1 5.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
TC74VHC9541FK Octal Universal Schmitt Buffer Toshiba Semiconductor
TC74VHC9541FT Octal Universal Schmitt Buffer Toshiba Semiconductor
TC74VHC9541P Octal Universal Schmitt Buffer Toshiba Semiconductor
TC74VHC9273FK Octal D-Type Flip-Flop Toshiba Semiconductor
TC74VHC9273FT CMOS Digital Integrated Circuit Silicon Monolithic Toshiba Semiconductor

Other Datasheets by Toshiba

Part Number Description
TC74VHC9125P 5-bit Universal Schmitt Buffer
TC74VHC9126FK 5-bit Universal Schmitt Buffer
TC74VHC9126P 5-bit Universal Schmitt Buffer
TC74VHC912FK 5-bit Universal Schmitt Buffer
TC74VHC9151FK 9-Bit Schmitt Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TC74VHC9595FK TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74VHC9595FK 8-Bit Shift Register/Latch The TC74VHC9595 is an advanced high speed 8-BIT SHIFT REGISTER/LATCH fabricated with silicon gate C2MOS technology. TC74VHC9595 combines low power consumption of CMOS with Schottky TTL speeds. Shift operation is accomplished on the positive going transition of the SCK input. The output register is loaded with the contents of the shift register on the positive going transition of the RCK input. Since RCK and SCK signal are independent, parallel outputs can be held stable during the shift operation. This register can be used in serial-to-parallel conversion, data receivers, etc. All the inputs have hysteresis between the positive-going and negative-going thresholds.