Datasheet4U Logo Datasheet4U.com

TC7SET00FU - 2-INPUT NAND GATE

Description

2.

Features

  • (1) AEC-Q100 (Rev. H) (Note 1) (2) Wide operating temperature range: Topr = -40 to 125  (Note 2) (3) High speed operation: tpd = 4.2 ns (typ. ) (VCC = 5.0 V, CL = 15 pF) (4) Low power dissipation: ICC = 2.0 µA (max) (Ta = 25 ) (5) Compatible with TTL outputs: VIL = 0.8 V (max) VIH = 2.0 V (min) (6) 5.5 V tolerant inputs (7) Balanced Propagation Delay: tPLH ≈ tPHL Note 1: This device is compliant with the reliability requirements of AEC-Q100. For details, contact your Toshiba sales representativ.

📥 Download Datasheet

Datasheet preview – TC7SET00FU

Datasheet Details

Part number TC7SET00FU
Manufacturer Toshiba
File Size 126.12 KB
Description 2-INPUT NAND GATE
Datasheet download datasheet TC7SET00FU Datasheet
Additional preview pages of the TC7SET00FU datasheet.
Other Datasheets by Toshiba

Full PDF Text Transcription

Click to expand full text
CMOS Digital Integrated Circuits Silicon Monolithic TC7SET00FU TC7SET00FU 1. Functional Description • 2-Input NAND Gate 2. Features (1) AEC-Q100 (Rev. H) (Note 1) (2) Wide operating temperature range: Topr = -40 to 125  (Note 2) (3) High speed operation: tpd = 4.2 ns (typ.) (VCC = 5.0 V, CL = 15 pF) (4) Low power dissipation: ICC = 2.0 µA (max) (Ta = 25 ) (5) Compatible with TTL outputs: VIL = 0.8 V (max) VIH = 2.0 V (min) (6) 5.5 V tolerant inputs (7) Balanced Propagation Delay: tPLH ≈ tPHL Note 1: This device is compliant with the reliability requirements of AEC-Q100. For details, contact your Toshiba sales representative. Note 2: For devices with the ordering part number ending in J(CT. Topr = -40 to 85  for the other devices. 3.
Published: |