Datasheet4U Logo Datasheet4U.com

TC7USB40MU - Dual SPDT USB Switch

Datasheet Summary

Description

2.

The TC7USB40MU is high-speed CMOS dual 1-2 multiplexer/demultiplexer.

The low ON-resistance and the low capacitance of the switch allow connections to USB2.0 (480Mbps) application.

Features

  • (1) Supply voltage: VCC = 2.3 to 4.3 V (2) Switch terminal ON-capacitance: CI/O = 5 pF Switch ON (typ. ) @VCC = 3.3 V (3) ON-resistance: RON = 4.5 Ω (typ. ) @VCC = 3 V, VIS = 0 V (4) RON flatness: RON(flat) = 1.3 Ω (typ. )@VCC = 3 V (5) Difference of ON-resistance between switches: ∆RON = 0.35 Ω (typ. )@VCC = 3 V (6) Power-down protection provided on all inputs and outputs. (7) Ultra-small Package: UQFN10B, UQFN10 ©2020 Toshiba Electronic Devices & Storage Corporation 1 Start of commercial produc.

📥 Download Datasheet

Datasheet preview – TC7USB40MU

Datasheet Details

Part number TC7USB40MU
Manufacturer Toshiba
File Size 316.60 KB
Description Dual SPDT USB Switch
Datasheet download datasheet TC7USB40MU Datasheet
Additional preview pages of the TC7USB40MU datasheet.

📁 Similar Datasheet

  • TC7.5A4V - Current Transducers (Topstek)
  • TC70 - SYSTEM SUPERVISOR (TelCom)
  • TC71 - SYSTEM SUPERVISOR (TelCom)
  • TC7106 - 3-1/2 Digit Analog-to-Digital Converters (Microchip)
  • TC7106 - 3-1/2 DIGIT A/D CONVERTERS (TelCom)
  • TC7106A - 3-1/2 Digit Analog-to-Digital Converters (Microchip)
  • TC7107 - 3-1/2 DIGIT A/D CONVERTERS (TelCom)
  • TC7107 - 3-1/2 Digit Analog-to-Digital Converters (Microchip)
  • TC7107A - 3-1/2 Digit Analog-to-Digital Converters (Microchip)
  • TC7107A - 3-1/2 DIGIT A/D CONVERTERS (TelCom)
Other Datasheets by Toshiba

Full PDF Text Transcription

Click to expand full text
CMOS Digital Integrated Circuits Silicon Monolithic TC7USB40MU TC7USB40MU 1. Functional Description • Dual SPDT USB Switch 2. General The TC7USB40MU is high-speed CMOS dual 1-2 multiplexer/demultiplexer. The low ON-resistance and the low capacitance of the switch allow connections to USB2.0 (480Mbps) application. This device consists of dual individual two-inputs multiplexer/demultiplexer with common select input (S) and output enable (OE). The D+/D- inputs is connected to the 1D+/1D- or 2D+/2D- outputs determined by the combination both the select input (S) and output enable (OE). When the output enable (OE) input is held high level, the switches are open with regardless the state of select inputs and a high-impedance state exists between the switches.
Published: |