Datasheet4U Logo Datasheet4U.com

TC7W74FK - D-Type Flip-Flop

Features

  • High speed: fMAX = 77 MHz (typ. ) at VCC = 5 V.
  • Low power dissipation: ICC = 2 µA (max) at Ta = 25°C.
  • High noise immunity: VNIH = VNIL = 28% VCC (min).
  • Output drive capability: 10 LSTTL loads.
  • Symmetrical output impedance: |IOH| = IOL = 4 mA (min).
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Wide operating voltage range: VCC (opr) = 2 to 6 V Marking TC7W74FU 7W74 Part No. Lot No. TC7W74FU TC7W74FK Weight SSOP8-P-0.65: 0.02.

📥 Download Datasheet

Datasheet preview – TC7W74FK

Datasheet Details

Part number TC7W74FK
Manufacturer Toshiba
File Size 413.69 KB
Description D-Type Flip-Flop
Datasheet download datasheet TC7W74FK Datasheet
Additional preview pages of the TC7W74FK datasheet.

📁 Similar Datasheet

  • TC7WBD125AFK - Dual Bus Switch (Toshiba Semiconductor)
  • TC7WBD125FK - Dual Bus Switch (Toshiba Semiconductor)
  • TC7WBD126AFK - Dual Bus Switch (Toshiba Semiconductor)
  • TC7WBD126FK - Dual Bus Switch (Toshiba Semiconductor)
  • TC7WP3125FC - Low Voltage/Low Power 2-Bit Dual Supply Bus Buffer (Toshiba Semiconductor)
  • TC7WP3125FK - Low Voltage/Low Power 2-Bit Dual Supply Bus Buffer (Toshiba Semiconductor)
  • TC7WPB306FC - Low Voltage/Low Power 2-Bit Dual Supply Bus Switch (Toshiba Semiconductor)
  • TC7WPB306FK - Low Voltage/Low Power 2-Bit Dual Supply Bus Switch (Toshiba Semiconductor)
  • TC7WPB307FC - Low Voltage/Low Power 2-Bit Dual Supply Bus Switch (Toshiba Semiconductor)
  • TC7WPB307FK - Low Voltage/Low Power 2-Bit Dual Supply Bus Switch (Toshiba Semiconductor)
Other Datasheets by Toshiba

Full PDF Text Transcription

Click to expand full text
TC7W74FU/FK TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7W74FU, TC7W74FK D-Type Flip Flop with Preset and Clear The TC7W74 is a high speed C2MOS D Flip Flop fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the C2MOS low power dissipation. The signal level applied to the D INPUT is transferred to Q OUTPUT during the positive going transition of the CLOCK pulse CLEAR and PRESET are independent of the CLOCK and are accomplished by setting the appropriate input to an “L” level Input is equipped with protection circuits against static discharge or transient excess voltage. Features • High speed: fMAX = 77 MHz (typ.
Published: |