Datasheet4U Logo Datasheet4U.com

TMP91FW27UG - CMOS 16-Bit Microcontroller

Download the TMP91FW27UG datasheet PDF. This datasheet also covers the TMP91FW27FG variant, as both devices belong to the same cmos 16-bit microcontroller family and are provided as variant models within a single manufacturer datasheet.

Key Features

  • TMP91FW27 is a high-speed 16-bit microcontroller designed for the control of various mid-to large-scale equipment. TMP91FW27UG and TMP91FW27FG come in a 64-pin flat package. Listed below are the features. (1) High-speed 16-bit CPU (900/L1 CPU).
  • Instruction mnemonics are upward-compatible with TLCS-90/900 16 Mbytes of linear address space General-purpose registers and register banks 16-bit multiplication and division instructions; bit transfer and.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (TMP91FW27FG_Toshiba.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number TMP91FW27UG
Manufacturer Toshiba
File Size 712.96 KB
Description CMOS 16-Bit Microcontroller
Datasheet download datasheet TMP91FW27UG Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TOSHIBA Original CMOS 16-Bit Microcontroller TLCS-900/L1 Series TMP91FW27UG TMP91FW27FG Semiconductor Company Free Datasheet http://www.datasheet4u.com/ Preface Thank you very much for making use of Toshiba microcomputer LSI. Before using this LSI, refer to section “Points of Note and Restrictions”. Especially, take care below cautions. **CAUTION** How to release the HALT mode Usually, interrupts can release all halts stats. However, the interrupts = ( NMI , INT0, INTRTC), which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 5 clocks of fFPH) with IDLE1 or STOP mode (IDLE2 is not applicable to this case). (In this case, an interupt request is kept on hold internally.