Datasheet4U Logo Datasheet4U.com

U74AHC595B - 8-BIT SHIFT REGISTER

General Description

The UTC 74AHC595 contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register.

The storage register has parallel 3-state outputs.

Separate clocks are provided for both the shift and storage registers.

Key Features

  • Operation Voltage Range: 2 ~ 5.5V.
  • Shift Register Has Direct Clear.
  • 8-bit Serial-In, Parallel-Out Shift.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
U74AHC595 8-BIT SHIFT REGISTER Unisonic Technologies
U74AHC573 OCTAL TRANSPARENT D-TYPE LATCHES Unisonic Technologies
U74AHC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS Unisonic Technologies
U74AHC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES Unisonic Technologies
U74AHC02 2-INPUT NOR GATE Unisonic Technologies

Other Datasheets by Unisonic Technologies

Part Number Description
U74AHC541 OCTAL BUFFERS/DRIVERS
U74AHC132 QUADRUPLE POSITIVE-NAND GATES
U74AHC1G00 2-INPUT NAND GATE
U74AHC1G08 2-INPUT AND GATE
U74AHC1G66 BILATERAL SWITCH

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
UNISONIC TECHNOLOGIES CO., LTD U74AHC595B 8-BIT SHIFT REGISTER WITH 3-STATE OUTPUT REGISTERS  DESCRIPTION The UTC 74AHC595 contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage registers. The shift register has a direct overriding clear ( SRCLR ) input, serial (SER) input, and a serial output for cascading. When the output-enable ( OE ) input is high, all outputs, except QH’, are in the high-impedance state. Both the shift-register clock (SRCLK) and storage-register clock (RCLK) are positive-edge triggered. If both clocks are connected together the shift register always is one clock pulse ahead of the storage register.