Datasheet4U Logo Datasheet4U.com

US6D102-H3 - PCI-E XPRESS GEN 5 DUAL OUTPUT CLOCK G ENERATOR

Datasheet Summary

Description

US6D102-H3 belongs to our clock generator, is a member of high-performance PCIe clock generator.H3 in US6D102-H3 represents that the output frequency supports 100MHz.

See Table1.

Table 1.

Features

  • 2 output synthesizer for PCIe Gen1/2/3/4/5 and Ethernet.
  • 2 Non-spread 0.7V current mode differential HCSL output pairs.
  • OE control pin; greater system power management.
  • supports demanding embedded.

📥 Download Datasheet

Datasheet preview – US6D102-H3

Datasheet Details

Part number US6D102-H3
Manufacturer Ultra Silicon
File Size 569.25 KB
Description PCI-E XPRESS GEN 5 DUAL OUTPUT CLOCK G ENERATOR
Datasheet download datasheet US6D102-H3 Datasheet
Additional preview pages of the US6D102-H3 datasheet.

📁 Similar Datasheet

  • US60A - RECTIFIERS ASSEMBLIES (Microsemi Corporation)
  • US650 - SCRS (UTC)
  • US6J11 - Power MOSFET (Rohm)
  • US6J12 - Small Signal MOSFET (ROHM)
  • US6J41FRA - Small Signal MOSFET (ROHM)
  • US6K1 - 2.5V Drive Nch+Nch MOS FET (Rohm)
  • US6K2 - 4V Drive Nch+Nch MOSFET (Rohm)
  • US6K4 - 1.8V Drive Nch+Nch MOSFET (Rohm)
  • US6KB80R - Silicon Bridge Diodes (Shindengen)
  • US6M1 - MOSFET (Rohm)
Other Datasheets by Ultra Silicon

    Full PDF Text Transcription

    Click to expand full text
    PCI-E XPRESS GEN 5 DUAL OUTPUT CLOCK G ENERATOR US6D102-H3 datasheet Description US6D102-H3 belongs to our clock generator, is a member of high-performance PCIe clock generator.H3 in US6D102-H3 represents that the output frequency supports 100MHz. See Table1. Table 1. output frequency represented by H3 CH0 100MHz HCSL CH1 100MHz HCSL US6D102-H3 is a high-performance, PCIe clock generator that can source two PCIe clocks from a 25 MHz crystal or clock input. The clock outputs are compliant to PCIe Gen 5 common clock, and Gen 5 SRNS specifications. The ultra-small footprint and industry leading low power consumption make US6D102-H3 the ideal clock solution for applications with tight board space constraints. .
    Published: |